{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:29Z","timestamp":1725493049909},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_68","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"636-645","source":"Crossref","is-referenced-by-count":1,"title":["Combining Serialisation and Reconfiguration for FPGA Designs"],"prefix":"10.1007","author":[{"given":"Arran","family":"Derbyshire","sequence":"first","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"W. Luk, N. Shirazi and P.Y.K. Cheung, \u201cCompilation tools for run-time reconfigurable designs\u201d, in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, IEEE Computer Society Press, 1997, pp. 56\u201365.","key":"68_CR1","DOI":"10.1109\/FPGA.1997.624605"},{"key":"68_CR2","series-title":"Lect Notes Comput Sci","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/BFb0055228","volume-title":"Field-Programmable Logic and Applications","author":"W. Luk","year":"1998","unstructured":"W. Luk and S. McKeever, \u201cPebble: a language for parametrised and reconfigurable hardware design\u201d, in Field-Programmable Logic and Applications, LNCS 1482, Springer, 1998, pp. 9\u201318."},{"key":"68_CR3","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1007\/978-3-540-48302-1_19","volume-title":"Field-Programmable Logic and Applications","author":"W. Luk","year":"1999","unstructured":"W. Luk, A. Derbyshire, S. Guo and D. Siganos, \u201cSerial hardware libraries for reconfigurable designs\u201d, in Field-Programmable Logic and Applications, LNCS 1673, Springer, 1999, pp. 185\u2013194."},{"key":"68_CR4","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1007\/3-540-63465-7_216","volume-title":"Field Programmable Logic and Applications","author":"W. Luk","year":"1997","unstructured":"W. Luk, N. Shirazi, S. Guo and P.Y.K. Cheung, \u201cPipeline morphing and virtual pipelines\u201d, in Field Programmable Logic and Applications, LNCS 1304, Springer, 1997, pp. 111\u2013120."},{"key":"68_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TC.1986.1676652","volume":"35","author":"D.I. Moldovan","year":"1986","unstructured":"D.I. Moldovan and J.A.B. Fortes, \u201cPartitioning and mapping algorithms into fixed size systolic arrays\u201d, in IEEE Transactions on Computers, Vol. 35, No. 1, 1986, pp. 1\u201312.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"68_CR6","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1007\/BF01607876","volume":"6","author":"L. Mintzer","year":"1993","unstructured":"L. Mintzer, \u201cFIR filters with Field-Programmable Gate Arrays\u201d, in Journal of VLSI Signal Processing, Vol. 6, No. 2, 1993, pp. 119\u2013127.","journal-title":"Journal of VLSI Signal Processing"},{"doi-asserted-by":"crossref","unstructured":"B. Mulgrew, P. Grant and J. Thompson, Digital Signal Processing: Concepts And Applications, http:\/\/www.ee.ed.ac.uk\/~pmg\/SIGPRO\/#s4 , 1998.","key":"68_CR7","DOI":"10.1007\/978-1-349-14944-5"},{"unstructured":"Xilinx Inc., Distributed Arithmetic FIR filter, Product Specification Data Sheet, 1999.","key":"68_CR8"},{"unstructured":"Xilinx Inc., Constant (k) Coefficient Multiplier Generator for Virtex, Reference Design, Application Note, 1999.","key":"68_CR9"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_68","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T22:06:14Z","timestamp":1556921174000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_68"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_68","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}