{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T20:40:12Z","timestamp":1737492012977,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_70","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"656-664","source":"Crossref","is-referenced-by-count":1,"title":["Automatic Temporal Floorplanning with Guaranteed Solution Feasibility"],"prefix":"10.1007","author":[{"given":"Milan","family":"Vasilko","sequence":"first","affiliation":[]},{"given":"Graham","family":"Benyon-Tinker","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"70_CR1","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1007\/3-540-61730-2_31","volume-title":"Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, (FPL\u2019 96 Proceedings)","author":"M. Vasilko","year":"1996","unstructured":"M. Vasilko and D. Ait-Boudaoud, \u201cArchitectural synthesis techniques for dynamically reconfigurable logic,\u201d in M. Glesner, eds., Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, (FPL\u2019 96 Proceedings), LNCS 1142, Springer-Verlag, 1996 Hartenstein and Glesner [12], pp. 290\u2013296."},{"key":"70_CR2","unstructured":"M. Kaul and R. Vemuri, \u201cOptimal temporal partitioning and synthesis for reconfigurable architectures,\u201d in Design, Automation and Test in Europe Conference, (Paris, France), Feb. 23\u201326, 1998."},{"key":"70_CR3","doi-asserted-by":"crossref","unstructured":"K. M. GajjalaPurna and D. Bhatia, \u201cTemporal partitioning and scheduling for reconfigurable computing,\u201d (Napa, CA), pp. 329\u2013330, Apr. 15\u201317, 1998.","DOI":"10.1109\/FPGA.1998.707939"},{"key":"70_CR4","unstructured":"K. Bazargan, R. Kaster, and M. Sarrafzadeh, \u201c3-D floorplanning: Simulated annealing and greedy placement methods for reconfigurable computing systems,\u201d in Proceedings of the IEEE Workshop on Rapid System Prototyping (RSP\u201999), (Clearwater, FL, USA), June 16\u201318, 1999."},{"key":"70_CR5","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1007\/978-3-540-48302-1_13","volume-title":"Field-Programmable Logic and Applications","author":"M. Vasilko","year":"1999","unstructured":"M. Vasilko, \u201cDYNASTY: A temporal floorplanning based CAD framework for dynamically reconfigurable logic systems,\u201d in Field-Programmable Logic and Applications (P. Lysaght, J. Irvine, and R. Hartenstein, eds.), LNCS 1673, (Glasgow, UK), pp. 124\u2013133, Springer-Verlag, Aug. 30\u2013Sept. 1, 1999."},{"key":"70_CR6","unstructured":"D. E. Goldberg, Genetic Algorithms in Search, Optimisation, and Machine Learning. Addison-Wesley, 1989."},{"key":"70_CR7","unstructured":"M. Wall, GAlib: A C++ Library of Generic Algorithm Components, version 2.4. MIT, available from http:\/\/lancet.mit.edu\/ga\/ , Aug. 1996."},{"key":"70_CR8","unstructured":"Xilinx, XC6200 Field Programmable Gate Arrays. Xilinx, Inc., Apr 1997. Version 1.10."},{"key":"70_CR9","doi-asserted-by":"crossref","unstructured":"P. G. Paulin and J. P. Knight, \u201cAlgorithms for high-level synthesis,\u201d IEEE Design and Test of Computers, vol. 6, pp. 18\u201331, Dec. 1989.","DOI":"10.1109\/54.41671"},{"key":"70_CR10","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1007\/3-540-61730-2_34","volume-title":"Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, (FPL\u2019 96 Proceedings)","author":"J. P. Heron","year":"1996","unstructured":"J. P. Heron and R. F. Woods, \u201cArchitectural strategies for implementing an image processing algorithm on XC6200 FPGA,\u201d in M. Glesner, eds., Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, (FPL\u2019 96 Proceedings), LNCS 1142, Springer-Verlag, 1996 Hartenstein and Glesner [12], pp. 317\u2013326."},{"key":"70_CR11","volume-title":"IEEE Workshop on FPGAs for Custom Computing Machines","author":"P. Foulk","year":"1993","unstructured":"P. Foulk and I. Hodson, \u201cData folding in SRAM configurable FPGAs,\u201d in IEEE Workshop on FPGAs for Custom Computing Machines (D. A. Buell and K. L. Pocek, eds.), Napa, CA, USA: IEEE Comput. Soc. Press, Apr. 5\u20137, 1993."},{"key":"70_CR12","series-title":"Lect Notes Comput Sci","volume-title":"Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, (FPL\u2019 96 Proceedings)","year":"1996","unstructured":"R. W. Hartenstein and M. Glesner, eds., Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, (FPL\u2019 96 Proceedings), LNCS 1142, Springer-Verlag, 1996."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_70","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T19:59:33Z","timestamp":1737489573000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_70"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_70","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}