{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:19Z","timestamp":1725493039758},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_71","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"665-674","source":"Crossref","is-referenced-by-count":6,"title":["A Threshold Logic-Based Reconfigurable Logic Element with a New Programming Technology"],"prefix":"10.1007","author":[{"given":"Kazuo","family":"Aoyama","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Sawada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Nagoya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuo","family":"Nakajima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"71_CR1","doi-asserted-by":"crossref","unstructured":"Brown, S.D., Francis, R.J., Rose, J., Vranesic Z.G.:Field-Programmable Gate Arrays. Kluwer Academic Publishers (1992)","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"71_CR2","doi-asserted-by":"crossref","first-page":"1444","DOI":"10.1109\/16.137325","volume":"39","author":"T. Shibata","year":"1992","unstructured":"Shibata, T., Ohmi, T.: A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations. IEEE Trans. ED. 39 (1992) 1444\u20131455","journal-title":"IEEE Trans."},{"key":"71_CR3","first-page":"238","volume":"FA 15.3","author":"T. Shibata","year":"1993","unstructured":"Shibata, T., Kotani, K., Ohmi, T.: Real-Time Reconfigurable Logic Circuits Using Neuron MOS Transistors. IEEE ISSCC93 FA 15.3 (1993) 238\u2013239","journal-title":"IEEE ISSCC93"},{"key":"71_CR4","doi-asserted-by":"crossref","first-page":"570","DOI":"10.1109\/16.199362","volume":"40","author":"T. Shibata","year":"1993","unstructured":"Shibata, T., Ohmi, T.: Neuron MOS Binary-Logic Integrated Circuits-Part I: Design Fundamentals and Soft-Hardware-Logic Circuit Implementation. IEEE Trans. ED. 40 (1993) 570\u2013576","journal-title":"IEEE Trans."},{"key":"71_CR5","doi-asserted-by":"crossref","first-page":"974","DOI":"10.1109\/16.210207","volume":"40","author":"T. Shibata","year":"1993","unstructured":"Shibata, T., Ohmi, T.: Neuron MOS Binary-Logic Integrated Circuits-Part II: Simplifying Techniques of Circuit Configuration and their Practical Applications. IEEE Trans. ED. 40 (1993) 974\u2013979","journal-title":"IEEE Trans."},{"key":"71_CR6","unstructured":"Muroga, S.: Threshold Logic and Its Applications. John Wiley & Sons, Inc. (1971)"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_71","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,10,8]],"date-time":"2018-10-08T18:19:52Z","timestamp":1539022792000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_71"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_71","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}