{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:14Z","timestamp":1725493034461},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_77","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"729-738","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Evaluation of Accelerator Designs for Subgraph Isomorphism Problem"],"prefix":"10.1007","author":[{"given":"Shuichi","family":"Ichikawa","sequence":"first","affiliation":[]},{"given":"Hidemitsu","family":"Saito","sequence":"additional","affiliation":[]},{"given":"Lerdtanaseangtham","family":"Udorn","sequence":"additional","affiliation":[]},{"given":"Kouji","family":"Konishi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"77_CR1","unstructured":"M. R. Garey and D. S. Johnson. Computers and Intractability. Freeman, 1979."},{"issue":"1","key":"77_CR2","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/321921.321925","volume":"23","author":"J. R. Ullmann","year":"1976","unstructured":"J. R. Ullmann. An algorithm for subgraph isomorphism. J. ACM, Vol. 23, No. 1, pp. 31\u201342, 1976.","journal-title":"J. ACM"},{"key":"77_CR3","first-page":"682","volume":"2","author":"M. J. Swain","year":"1988","unstructured":"M. J. Swain and P. R. Cooper. Parallel hardware for constraint satisfaction. In Seventh National Conference on Artificial Intelligence (AAAI\u2019 88), pp. 2:682\u2013686. Morgan Kaufmann, 1988.","journal-title":"Seventh National Conference on Artificial Intelligence (AAAI\u2019 88)"},{"key":"77_CR4","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1016\/S0019-9958(61)80004-1","volume":"4","author":"C. Cherry","year":"1961","unstructured":"C. Cherry and P. K. T. Vaswani. A new type of computer for problems in propositional logic, with greatly reduced scanning procedures. Information and Control, Vol. 4, pp. 155\u2013168, 1961.","journal-title":"Information and Control"},{"key":"77_CR5","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1093\/comjnl\/28.2.105","volume":"28","author":"J. R. Ullmann","year":"1985","unstructured":"J. R. Ullmann, R. M. Haralick, and L. G. Shapiro. Computer architecture for solving consistent labelling problems. Computer Journal, Vol. 28, No. 2, pp. 105\u2013111, May 1985.","journal-title":"Computer Journal"},{"issue":"6","key":"77_CR6","doi-asserted-by":"publisher","first-page":"816","DOI":"10.1109\/TPAMI.1987.4767988","volume":"9","author":"J. Gu","year":"1987","unstructured":"J. Gu, W. Wang, and T. C. Henderson. A parallel architecture for discrete relaxation algorithm. IEEE Trans. Pattern Analysis and Machine Intelligence, Vol. PAMI-9, No. 6, pp. 816\u2013831, Nov. 1987.","journal-title":"IEEE Trans. Pattern Analysis and Machine Intelligence"},{"key":"77_CR7","unstructured":"Lucent Technologies Inc. ORCA OR2CxxA (5.0 V) and OR2TxxA (3.3 V) Series FPGAs Data Sheet, 1996."},{"key":"77_CR8","unstructured":"S. Ichikawa, L. Udorn, and K. Konishi. An FPGA-based implementation of subgraph isomorphism algorithm. IPSJ Transactions on High Performance Computing Systems, 2000 (to appear, in Japanese)."},{"key":"77_CR9","unstructured":"S. Ichikawa, L. Udorn, and K. Konishi. Hardware accelerator for subgraph isomorphism problems. In Proc. IEEE Symp. FPGAs for Custom Computing Machines (FCCM\u2019 00). IEEE Computer Society, 2000 (to appear as extended abstract)."},{"key":"77_CR10","unstructured":"S. Ichikawa and T. Shimada. Reconfigurable PCI card for personal computing. In Proceedings of the 5th FPGA\/PLD Design Conference & Exhibit, pp. 269\u2013277, Tokyo, 1997. Chugai (in Japanese)."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_77","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T10:25:51Z","timestamp":1558261551000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_77"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_77","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"12 April 2002","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}