{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:18Z","timestamp":1725493038371},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_78","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"739-748","source":"Crossref","is-referenced-by-count":3,"title":["The Implementation of Synchronous Dataflow Graphs Using Reconfigurable Hardware"],"prefix":"10.1007","author":[{"given":"Martyn","family":"Edwards","sequence":"first","affiliation":[]},{"given":"Peter","family":"Green","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"78_CR1","doi-asserted-by":"crossref","unstructured":"Lee, E.A. and Messerschmitt, D.G.: Synchronous Data Flow. Proceedings of the IEEE (1987) 1235\u20131245","DOI":"10.1109\/PROC.1987.13876"},{"key":"78_CR2","doi-asserted-by":"crossref","unstructured":"Lee, E.A. and Messerschmitt, D.G.: Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing. IEEE Transactions on Computers (1987) 24\u201335","DOI":"10.1109\/TC.1987.5009446"},{"key":"78_CR3","doi-asserted-by":"crossref","unstructured":"Lee, E.A. and Parks, T.M.: Dataflow Process Networks. Proceedings of the IEEE (1995) 773\u2013801","DOI":"10.1109\/5.381846"},{"key":"78_CR4","unstructured":"Ifeachor, E.C. and Jarvis, B.W.: Digital Signal Processing: A Practical Approach. Addison-Wesley (1993)"},{"key":"78_CR5","doi-asserted-by":"crossref","unstructured":"Bhattacharyya, S.S., Murthy, P.K. and Lee, E.A.: Software Synthesis from Dataflow Graphs. Kluwer Academic Publishers (1996)","DOI":"10.1007\/978-1-4613-1389-2"},{"key":"78_CR6","doi-asserted-by":"crossref","unstructured":"Teich, J., Zitzler, E. and Bhattacharyya, S.S.: 3D Exploration of Software Schedules for DSP Algorithms. In: Proceedings of the 7th. International Workshop on Hardware\/Software Co-design, Rome, Italy (1999)","DOI":"10.1145\/301177.301522"},{"key":"78_CR7","unstructured":"Davis, J., et al.: Overview of the Ptolemy Project. ERL Technical Report UCB\/ERL No. M99\/37, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley (1999)"},{"key":"78_CR8","doi-asserted-by":"crossref","unstructured":"Lauwereins, R., Engels, M., Ad\u00e9., and Peperstraete, J.A.: Grape-II: A System-Level Prototyping Environment for DSP Applications. IEEE Computer, February (1995)","DOI":"10.1109\/2.347998"},{"key":"78_CR9","unstructured":"Synopsys: COSSAP Design Environment. Synopsys Inc, Mountain View, USA (1999)"},{"key":"78_CR10","volume-title":"Internal Publication Number 822","author":"D. Lavenier","year":"1994","unstructured":"Lavenier, D. and McConnell, R.: A Component Model for Synchronous VLSI System Design. Internal Publication Number 822, IRISA, Rennes, France (1994)"},{"key":"78_CR11","unstructured":"Williamson, M.C.: Synthesis of Parallel Hardware Implementations from Synchronous Dataflow Graph Specifications. Ph.D. Thesis, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley (1998)"},{"key":"78_CR12","doi-asserted-by":"crossref","unstructured":"Ad\u00e9, M., Lauwereins, R. and Peperstraete, J.A.: Data Memory Minimisation for Synchronous data Flow Graphs Emulated on DSP-FPGA Targets. In: Proceedings of the Design Automation Conference, Anaheim, USA (1997)","DOI":"10.1145\/266021.266036"},{"key":"78_CR13","unstructured":"Dalcolmo, J., Lauwereins, R. and Ad\u00e9, M.: Code Generation of Data Dominated DSP Applications for FPGA Targets. In: Proceedings of the 9th. International Workshop on Rapid System Prototyping, Leuven, Belgium (1998)"},{"key":"78_CR14","doi-asserted-by":"crossref","unstructured":"Horstmannshoff, J., Grotker, T., and Meyr, H.: Mapping Multirate Dataflow to Complex RT Level Hardware Models. In: Proceedings of Application Specific Systems, Architectures and Processors, Zurich, Switzerland (1997)","DOI":"10.1109\/ASAP.1997.606834"},{"key":"78_CR15","doi-asserted-by":"crossref","unstructured":"Gajski, D.D., Dutt, N.D., Wu, A.C-H., and Lin, S.Y-L.: High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers (1992)","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"78_CR16","volume-title":"AT40K FPGA Data Sheet","author":"Atmel","year":"1999","unstructured":"Atmel: AT40K FPGA Data Sheet. Atmel Corporation, San Jose, USA (1999)"},{"key":"78_CR17","volume-title":"AT94K Series FPSLI Data Sheet","author":"Atmel","year":"1999","unstructured":"Atmel: AT94K Series FPSLI Data Sheet. Atmel Corporation, San Jose, USA (1999)"},{"key":"78_CR18","doi-asserted-by":"crossref","unstructured":"Edwards, M., and Green, P.: An Object Oriented Design Method for Reconfigurable Computing Systems. In: Proceedings of DATE 2000, Paris, France (2000)","DOI":"10.1145\/343647.343896"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_78","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T18:06:09Z","timestamp":1556906769000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_78"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_78","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}