{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:47:57Z","timestamp":1774687677962,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540678991","type":"print"},{"value":"9783540446149","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_8","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"68-77","source":"Crossref","is-referenced-by-count":17,"title":["FPGA-Based Emulation: Industrial and Custom Prototyping Solutions"],"prefix":"10.1007","author":[{"given":"Helena","family":"Krupnova","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriele","family":"Saucier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"8_CR1","unstructured":"Altera Device Data Book, Apex 20K Programmable Logic Device Family Data Sheet, 1999."},{"key":"8_CR2","unstructured":"Altera Development Boards, http:\/\/www.altera.com\/html\/mega\/boards.html"},{"key":"8_CR3","unstructured":"Aptix Home Page, http:\/\/www.aptix.com\/ ."},{"key":"8_CR4","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/43.640619","volume":"16\/6","author":"J. Babb","year":"1997","unstructured":"J. Babb, R. Tessier, M. Dahl, S.Z. Hanono, D. M. Hoki, A. Agrawal, \u201dLogic Emulation with Virtual Wires\u201d, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 16\/6 (1997): 609\u2013626.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"V. Bhatia, S. Shtil, \u201dRapid Prototyping Technology Accelerates Software Development for Complex Network Systems\u201d, Proc. RSP (1998): 113\u2013115.","DOI":"10.1109\/IWRSP.1998.676678"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"T. Buchholz, G. Haug, U. Kebschull, G. Koch, W. Rosenstiel, \u201dBehavioral Emulation of Synthesized RT-level Descriptions Using VLIW Architectures\u201d, Proc. RSP (1998): 70\u201375.","DOI":"10.1109\/IWRSP.1998.676671"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"M. Butts, J. Batcheller, J. Varghese, \u201dAn Efficient Logic Emulation System\u201d, Proc. ICCD (1992): 138\u2013141.","DOI":"10.1109\/ICCD.1992.276356"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"M. Courtoy, \u201dRapid System Prototyping for Real-Time Design Validation\u201d, Proc. RSP (1998): 108\u2013112.","DOI":"10.1109\/IWRSP.1998.676677"},{"key":"8_CR9","unstructured":"J. P. David, J. D. Legat, \u201dA 400Kgates *Mbytes SRAM multi-FPGA PCI system\u201d, Proc. Intl. Workshop on Logic and Architecture Synthesis (1997): 113\u2013117."},{"key":"8_CR10","unstructured":"Design & Reuse Design Platform Catalog, http:\/\/www.design-reuse.com\/PROTO_PLATFORM\/proto_platform_l.html ."},{"key":"8_CR11","unstructured":"Europe Technologies EVM 40400 Application Notes, http:\/\/www.europe-technologies.com\/evm40400_appnotes.htm ."},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"T. Fujimoto, T. Kambe, \u201dVLSI Design and System Level verification for the Mini-Disk\u201d, Proc. 33rd Design Automation Conf. (1996): 491\u2013496.","DOI":"10.1145\/240518.240612"},{"key":"8_CR13","unstructured":"S. Guccione, \u201dList of FPGA-based Computing Machines\u201d, http:\/\/www.io.com\/\/guccione\/HW_list.html (1983)."},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"K. Harbich, J. Stohmann, E. Barke, L. Schwoerer, \u201dA Case Study: Logic Emulation \u2014 Pitfalls and Solutions\u201d, Proc. RSP\u201999 (1999): 160\u2013163.","DOI":"10.1109\/IWRSP.1999.779047"},{"issue":"4","key":"8_CR15","doi-asserted-by":"publisher","first-page":"615","DOI":"10.1109\/5.663540","volume":"86","author":"S. Hauck","year":"1998","unstructured":"S. Hauck, \u201dThe Roles of FPGAs in Reprogrammable Systems\u201d, Proc. of the IEEE, Vol. 86, No. 4 (1998): 615\u2013639.","journal-title":"Proc. of the IEEE"},{"key":"8_CR16","unstructured":"IKOS Home Page, http:\/\/www.ikos.com\/"},{"key":"8_CR17","unstructured":"U. Kebschull, G. Koch, W. Rosenstiel, \u201dThe WEAVER Prototyping Environment for Hardware\/Software Co-Design and Co-Debugging\u201d, Proc. DATE, Designer Track (1998): 237\u2013242."},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"A. Krischbaum, S. Ortmann, M. Glesner, \u201dRapid Prototyping of a Co-Processor based Engine Knock Detection System\u201d, Proc. RSP\u201998 (1998): 124\u2013129.","DOI":"10.1109\/IWRSP.1998.676680"},{"key":"8_CR19","unstructured":"P. Kuntz, \u201dProprietary FPGA Prototyping Boards at STMicroelectronics\u201d, Proc. Sixth Training on SoC Design Using Design and Prototyping Platforms, April 19\u201320, 2000, Grenoble, France."},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"D. M. Lewis, D. R. Galloway, M. Ierssel, J. Rose, P. Chow, \u201dThe Transmogrifier-2: A 1 Million Gate Rapid Prototyping System\u201d, Proc. ACM\/SIGDA Int. Symp. on Field Programmable Gate Arrays (1997): 53\u201361.","DOI":"10.1145\/258305.258312"},{"key":"8_CR21","unstructured":"Mentor Graphics Accelerated Verification\/ Emulation page, http:\/\/www.mentorg.nl\/av\/index.html"},{"key":"8_CR22","unstructured":"Velocity: Rapid Silicon Prototyping System, http:\/\/www-us.semiconductors.philips.com\/technology\/velocity ."},{"key":"8_CR23","unstructured":"SIDSA ARM Emulation Boards, http:\/\/www.sidsa.com\/ARM.htm ."},{"key":"8_CR24","unstructured":"Simutech Home Page, http:\/\/www.simutech.com\/ ."},{"key":"8_CR25","unstructured":"G. Stoler, \u201dValidation of Complex designs by Means of Prototyping\u201d, Fifth Training on Validation of Complex Systems Through Hardware Prototyping, Training Materials, Grenoble (2000)."},{"key":"8_CR26","unstructured":"Quickturn Home Page, http:\/\/www.quickturn.com ."},{"key":"8_CR27","unstructured":"R. Tessier, J. Babb, M. Dahl, S.Z. Hanono, A. Agrawal, \u201dThe Virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environment\u201d, Proc. ACM\/SIGDA Int. Symp. on Field Programmable Gate Arrays (1994)."},{"key":"8_CR28","unstructured":"H. Verheyen, \u201dEmulators ease design prototyping\u201d, Electronic Products, Jan. 1996."},{"key":"8_CR29","unstructured":"\u201dVirtex-E Field Programmable Gate Arrays Data Sheet, 1999\u201d"},{"key":"8_CR30","doi-asserted-by":"crossref","unstructured":"S. Walters, \u201dComputer-Aided Prototyping for ASIC-based systems\u201d, IEEE Design&Test of Computers, No 6 (1991): 4\u201310.","DOI":"10.1109\/54.82034"},{"key":"8_CR31","unstructured":"Xilinx Prototyping Platforms, http:\/\/www.xilinx.com\/products\/protoboards\/protoboards.htm ."},{"key":"8_CR32","unstructured":"Xilinx Prototype Platforms User Guide for Virtex and Virtex-E Series FPGAs, Xilinx Data Sheet DS020, December 1999."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T18:06:38Z","timestamp":1556906798000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_8","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2000]]}}}