{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:32Z","timestamp":1725493052649},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_84","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"781-784","source":"Crossref","is-referenced-by-count":0,"title":["Formal Verification of a Reconfigurable Microprocessor"],"prefix":"10.1007","author":[{"given":"Sergej","family":"Sawitzki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Sch\u00f6nherr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer G.","family":"Spallek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Straube","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"84_CR1","doi-asserted-by":"crossref","unstructured":"Rupp, C.R., Landguth, M., Garverick, T., Gomersall, E., Holt, H., Arnold, J.M., Gokhale, M.: The NAPA Adaptive Processing Architecture. In Proc. of FCCM\u201998, pp. 28\u201337, Napa, CA, 1998.","DOI":"10.1109\/FPGA.1998.707878"},{"key":"84_CR2","doi-asserted-by":"crossref","unstructured":"Barrett, C.W., Dill, D.L., Levitt, J.R.: Validity Checking for Combinations of Theories with Equality. In Proc. of FMCAD\u201996, Springer-Verlag, 1996.","DOI":"10.1007\/BFb0031808"},{"key":"84_CR3","first-page":"68","volume-title":"Proc. of CAV\u2019 94","author":"J.R. Burch","year":"1994","unstructured":"Burch, J.R., Dill, D.L.: Automatic verification of pipelined microprocessors control, In Proc. of CAV\u2019 94, pp. 68\u201380, Stanford, CA, Springer-Verlag, 1994."},{"key":"84_CR4","unstructured":"Sawitzki, S., Gratz, A., Spallek, R.G.: CoMPARE: A Simple Reconfigurable Processor Architecture Exploiting Instruction Level Parallelism. In Proc. of PART\u201998, pp. 213\u2013224, Springer-Verlag, 1998."},{"key":"84_CR5","unstructured":"Sawitzki, S., Spallek, R.G., Sch\u00f6nherr, J., Straube, B.: Formal Verification for Microprocessors with Extendable Instruction Set. In Proc. of ASAP 2000, IEEE, 2000."},{"key":"84_CR6","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"1996","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 2nd ed., Morgan Kaufmann Publishers, San Francisco CA, 1996.","edition":"2nd ed."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_84","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,24]],"date-time":"2019-02-24T03:37:17Z","timestamp":1550979437000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_84"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_84","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}