{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:20Z","timestamp":1725493040965},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_97","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"834-837","source":"Crossref","is-referenced-by-count":1,"title":["The Modular Architecture of SYNTHUP, FPGA Based PCI Board for Real-Time Sound Synthesis and Digital Signal Processing"],"prefix":"10.1007","author":[{"given":"Jean-Michel","family":"Raczinski","sequence":"first","affiliation":[]},{"given":"St\u00e9phane","family":"Sladek","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"97_CR1","unstructured":"Raczinski, J.-M., Marino, G., Sladek, S., Fontalirant, V.: A Flexible Architecture for RealTime Sound Synthesis and Digital Signal Processing. AES 108th Convention. Paris (2000)"},{"key":"97_CR2","first-page":"9","volume-title":"Proceedings of the 2nd COST G-6 Workshop on Digital Audio Effects, DAFx99","author":"J.-M. Raczinski","year":"1999","unstructured":"Raczinski, J.-M., Sladek, S., Chevalier, L.: Filter Implementation on SYNTHUP. Proceedings of the 2nd COST G-6 Workshop on Digital Audio Effects, DAFx99, NTNU, Trondheim, December 9\u201311 (1999)"},{"key":"97_CR3","unstructured":"Raczinski, J.-M., Marino, G., Sladek, S., Fontalirant, V.: SYNTHUP Carte PCI pour la Synth\u00e9se du Son et le Traitement de Signal en Temps R\u00e8el. Proceedings of the JIM99. Paris (1999) 75\u201382"},{"key":"97_CR4","unstructured":"The Fastest Filter in the West. Xilinx Publication (1997)"},{"key":"97_CR5","unstructured":"The Role of Distributed Arithmetic in FPGA-based Signal Processing. Xilinx Publication (1997)"},{"key":"97_CR6","doi-asserted-by":"crossref","unstructured":"Goslin, G.R.: A Guide to Using Field Programmable Gate Arrays (FPGAs) for Application-Specific Digital Signal Processing Performance. Xilinx publications (1995)","DOI":"10.1117\/12.255830"},{"key":"97_CR7","unstructured":"Mintzer L.: FIR Filters with Field Programmable Gate Arrays. Journal of VLSI Signal Processing, No. 6 (1993) 120\u2013127"},{"key":"97_CR8","unstructured":"Xilinx DSP Overview: http:\/\/www.xilinx.com\/dsp\/"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_97","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T22:06:06Z","timestamp":1556921166000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_97"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_97","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}