{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:09:09Z","timestamp":1725484149156},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_12","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"112-122","source":"Crossref","is-referenced-by-count":0,"title":["Static Profile-Driven Compilation for FPGAs"],"prefix":"10.1007","author":[{"given":"Srihari","family":"Cadambi","sequence":"first","affiliation":[]},{"given":"Seth Copen","family":"Goldstein","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Srihari Cadambi, Seth Copen Goldstein: CPR: A Configuration Profiling Tool. IEEE Symposium on FPGAs for Custom Computing Machines (1999) 104\u2013113.","DOI":"10.1109\/FPGA.1999.803672"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"S C Goldstein, H Schmit, M Moe, M Budiu, S Cadambi, R Laufer, R Taylor: PipeRench: A Coprocessor for Streaming Multimedia Acceleration. 26th Annual Internation Symposium on Computer Architecture (1999) 28\u201339.","DOI":"10.1109\/ISCA.1999.765937"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Mihai-Dan Budiu, Seth Copen Goldstein: Fast Compilation for Pipelined Reconfigurable Fabrics. Proc. ACM\/SIGDA Seventh International Symposium on Field Programmable Gate Arrays.","DOI":"10.1145\/296399.296459"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"S Cadambi, J Weener, S C Goldstein, H Schmit, D E Thomas: Managing pipeline-reconfigurable FPGAs. Proc. ACM\/SIGDA Sixth International Symposium on Field Programmable Gate Arrays (1998).","DOI":"10.1145\/275107.275120"},{"key":"12_CR5","unstructured":"Alexander (Sandy) Marquardt, V Betz, J Rose: Speed and Area Trade-offs in Cluster-Based FPGA Architectures. IEEE Tran. on VLSI Systems (2000) 84\u201393."},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"M Hutton, J P Grossman, J Rose, D Corneil: Characterization and Parameterized Random Generation of Digital Circuits. Proc. 33rd ACM\/SIGDA Design Automation Conference (1996).","DOI":"10.1145\/240518.240537"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"R K Brayton, R Rudell, A Sangiovanni-Vincentelli, A R Wang: MIS: A Multiple-level Logic Optimization System. IEEE Tran. on CAD (1987) 1062\u20131081.","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Jason Cong, Yuzheng Ding: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs. IEEE Transactions on CAD (1994) 1\u201312.","DOI":"10.1109\/43.273754"},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"V Betz, J Rose: VPR: A New Packing, Placement and Routing Tool for FPGA Research. Proc. International Workshop on Field Programmable Logic and Applications (1997).","DOI":"10.1007\/3-540-63465-7_226"},{"issue":"8","key":"12_CR10","doi-asserted-by":"crossref","first-page":"1198","DOI":"10.1109\/43.238612","volume":"12","author":"D. S. Rao","year":"1983","unstructured":"D S Rao, F J Kurdahi: On Clustering for Maximal Regularity Extraction. IEEE Trans. on CAD 12,8 (1983) 1198\u20131208.","journal-title":"IEEE Trans. on CAD"},{"key":"12_CR11","unstructured":"S R Arikati, R Varadarajan: A Signature-Based Approach to Regularity Extraction. Proc. Int\u2019l Conf. on CAD (1997) 542\u2013545."},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Amit Chowdhary, Sudhakar Kale, Phani Saripella, Naresh Sehgal, Rajesh Gupta: A General Approach for Regularity Extraction in Datapath Circuits. Proc. Int\u2019l Conf. on CAD (1998).","DOI":"10.1145\/288548.289050"},{"key":"12_CR13","unstructured":"Thomas Kutzchebauch, Leon Stok: Regularity Driven Logic Synthesis. Proc. Int\u2019l Conf. on CAD (2000)."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T11:04:33Z","timestamp":1556449473000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_12","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}