{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T07:43:37Z","timestamp":1743407017317},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_13","type":"book-chapter","created":{"date-parts":[[2007,5,26]],"date-time":"2007-05-26T20:46:00Z","timestamp":1180212360000},"page":"123-132","source":"Crossref","is-referenced-by-count":8,"title":["Synthesizing RTL Hardware from Java Byte Codes"],"prefix":"10.1007","author":[{"given":"Michael J.","family":"Wirthlin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad L.","family":"Hutchings","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carl","family":"Worth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"B. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, and M. Rytting. A cad suite for high-performance FPGA design. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 12\u201324, Napa, CA, April 1999. IEEE Computer Society, IEEE.","DOI":"10.21236\/ADA450475"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"J. M. P. Cardoso and H. C. Neto. Macro-based hardware compilation of Java bytecodes into a dynamic reconfigurable computing system. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 2\u201311, Napa, CA, April 1999. IEEE Computer Society, IEEE.","DOI":"10.1109\/FPGA.1999.803662"},{"key":"13_CR3","unstructured":"Don Davis, Steve Edwards, and Jonathan Harris. Forge-J. Technical report, Xilinx Corporation, 2000."},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Stan Y. Liao. Towards a new standard for system-level design. In Proceedings of the 2000 International Workshop on Hardware\/Software Codesign (CODEN), pages 2\u20136. IEEE, 2000.","DOI":"10.1145\/334012.334013"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Jon Meyer and Troy Downing. Java Virtual Machine. O\u2019Reilly & Associates, March 1997.","DOI":"10.1016\/S1353-4858(97)83033-4"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T07:04:41Z","timestamp":1556435081000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_13","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}