{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:21:19Z","timestamp":1737091279186,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_14","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"133-141","source":"Crossref","is-referenced-by-count":0,"title":["PuMA++: From Behavioral Specification to Multi-FPGA-Prototype"],"prefix":"10.1007","author":[{"given":"Klaus","family":"Harbich","sequence":"first","affiliation":[]},{"given":"Erich","family":"Barke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"J. Abke, E. Barke; \u201cCoMGen: Direct Mapping of Arbitrary Components into LUT-Based FPGAs\u201d, FPL\u2019 00: 10th International Workshop on Field Programmable Logic and Applications, 2000, pp. 191\u2013200","DOI":"10.1007\/3-540-44614-1_22"},{"key":"14_CR2","unstructured":"http:\/\/www.aptix.com\/Products\/index.html"},{"key":"14_CR3","unstructured":"J. Bell, K. Sakallah, J. Whittemore; \u201cFalse Path Analysis in Sequential Circuits\u201d, PATMOS\u2019 98, Lyngby, 1998, Denmark, pp. 245\u2013253"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"O. Bringmann, W. Rosenstiel; \u201cCross-Level Hierarchical High-Level Synthesis\u201d, DATE\u2019 98: Design Automation and Test in Europe, 1998, pp. 451\u2013456","DOI":"10.1109\/DATE.1998.655897"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"M. Butts, J. Batcheller, J. Varghese; \u201cAn Efficient Logic Emulation System\u201d, ICCD\u2019 92:IEEE International Conference on Computer Design, 1992, pp. 138\u2013141","DOI":"10.1109\/ICCD.1992.276356"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"T. Buchholz, G. Haug, U. Kebschull, G. Koch, W. Rosenstiel; \u201cBehavioral Emulation of Synthesized RT-level Descriptions Using VLIW Architectures\u201d, RSP\u2019 98: 9th IEEE International Workshop on Rapid System Prototyping, Leuven, 1998, pp. 70\u201374","DOI":"10.1109\/IWRSP.1998.676671"},{"key":"14_CR7","unstructured":"P. K. Chan, M. Schlag, M. Martin; \u201cBORG: A Reconfigurable Prototyping Board Using Field-Programmable Gate Arrays\u201d, FPGA\u2019 92: 1st International Symposium on Field Programmable Gate Arrays, 1992, pp. 47\u201351"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"G. Doncev, M. Leeser, S. Tarafdar; \u201cTruly Rapid Prototyping Requires High Level Synthesis\u201d, RSP\u2019 98: 9th IEEE International Workshop on Rapid System Prototyping, 1998, pp. 101\u2013106","DOI":"10.1109\/IWRSP.1998.676676"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"D. Du, S. Yen, S. Ghanta; \u201cOn the General False Path Problem\u201d, DAC\u2019 89: 26th Design Automation Conference, 1989, pp. 555\u2013560","DOI":"10.1145\/74382.74475"},{"key":"14_CR10","unstructured":"P. Gutberlet, W. Rosenstiel; \u201cTiming Preserving Interface Transformations for the Synthesis of Behavioral VHDL\u201d, EURO-DAC\u2019\u2019 94: European Design Automation Conference, 1994, pp. 618\u2013623"},{"key":"14_CR11","volume-title":"DATE 2000: 3rd Design Automation and Test in Europe","author":"K. Harbich","year":"2000","unstructured":"K. Harbich, J. Abke, E. Barke: \u201cPuMA: An Optimised Partitioning and Mapping Environment for Rapid Prototyping of Structural RT-level Circuit Descriptions\u201d, DATE 2000: 3rd Design Automation and Test in Europe, 2000, Paris, University Booth"},{"key":"14_CR12","unstructured":"K. Harbich, H. Hoffmann, E. Barke; \u201cA New Hierarchical Graph Model for Multiple FPGA Partitioning\u201d, WDTA\u2019 98: 1st IEEE Workshop on Design, Test and Application, 1998, pp. 101\u2013104"},{"key":"14_CR13","unstructured":"http:\/\/www.ikos.com\/products\/virtualwires.pdf"},{"key":"14_CR14","unstructured":"U. Kebschull, G. Koch, W. Rosenstiel: \u201cThe Weaver Prototyping Environment for Hardware-Software-Codesign and Codebugging\u201d, DATE\u2019 98: Design, Automation and Test in Europe, 1998, Design Track, pp. 239\u2013242"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"R. Kress, A. Pyttel, A. Sedlmeier; \u201cFPGA-Based Prototyping for Product Definition\u201d, FPL\u2019 00: 10th International Workshop on Field Programmable Logic and Applications, 2000, pp. 78\u201386","DOI":"10.1007\/3-540-44614-1_9"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"D.M. Lewis, D.R. Galloway, Marcus van Ierssel, J. Rose, P. Chow; \u201cThe Transmogrifier-2: A 1 Million Gate Rapid Prototyping System\u201d, FPGA\u2019 97: 5th International Symposium on Field Programmable Gate Arrays, 1997, pp. 53\u201361","DOI":"10.1145\/258305.258312"},{"key":"14_CR17","unstructured":"http:\/\/www.edif.org\/lpmweb\/"},{"issue":"4","key":"14_CR18","doi-asserted-by":"publisher","first-page":"434","DOI":"10.1109\/92.544408","volume":"4","author":"S. Raman","year":"1996","unstructured":"S. Raman, L. Patnaik; \u201cPerformance-Driven MCM Partitioning Through an Adaptive Genetic Algorithm\u201d, IEEE Transactions on VLSI Systems, Vol. 4, No. 4, December 1996, pp. 434\u2013444","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"J. Stahmann, K. Harbich, M. Olbrich, E. Barke; \u201cAn Optimized Design Flow for Fast FPGA-Based Rapid Prototyping\u201d, FPLrs98: 8th International Workshop on Field Programmable Logic and Applications, 1998, pp. 79\u201388","DOI":"10.1007\/BFb0055235"},{"key":"14_CR20","unstructured":"R. Tessier; \u201cFrontier: A Fast Placement System for FPGAs\u201d, IFIP\u2019 99: 10th International Conference on VLSI, 1999, Lisbon"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:26:38Z","timestamp":1737051998000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_14","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}