{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:21:07Z","timestamp":1737091267457,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_2","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"6-16","source":"Crossref","is-referenced-by-count":0,"title":["Prototyping Framework for Reconfigurable Processors"],"prefix":"10.1007","author":[{"given":"Sergej","family":"Sawitzki","sequence":"first","affiliation":[]},{"given":"Steffen","family":"K\u00f6hler","sequence":"additional","affiliation":[]},{"given":"Rainer G.","family":"Spallek","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"G. Estrin. Organization of computer systems: The fixed plus variable structure computer. In Proceedings of the Western Joint Computer Conference, pages 33\u201340, New York, 1960. American Institute of Electrical Engineers.","key":"2_CR1","DOI":"10.1145\/1460361.1460365"},{"unstructured":"S. A. Guccione. List of FPGA-based computing machines. http:\/\/www.io.com\/~guccione\/HW-list.html , Last Update March 1999, 1999.","key":"2_CR2"},{"doi-asserted-by":"crossref","unstructured":"M. Wirthlin, B. Hutchings, and K. Gilson. The Nano processor: A low resource reconfigurable processor. In D. Buell and K. Pocek, editors, Proceedings of FCCM\u201994, pages 23\u201330, Napa, CA, April 1994. IEEE.","key":"2_CR3","DOI":"10.1109\/FPGA.1994.315595"},{"unstructured":"C. Iseli. Spyder: A Reconfigurable Processor Development System. PhD thesis, D\u00e9partement d\u2019Informatique, \u00c9cole Polytechnique de Lausanne, 1996.","key":"2_CR4"},{"key":"2_CR5","series-title":"PhD thesis","volume-title":"PRISC: Programmable Reduced Instruction Set Computers","author":"R. Razdan","year":"1994","unstructured":"R. Razdan. PRISC: Programmable Reduced Instruction Set Computers. PhD thesis, Harvard University, Cambridge, Massachusetts, May 1994."},{"doi-asserted-by":"crossref","unstructured":"J. Hauser and J. Wawrzynek. Garp: A MIPS processor with a reconfigurable coprocessor. In J. Arnold and K. Pocek, editors, Proceedings of FCCM\u201997, pages 24\u201333, Napa, CA, April 1997. IEEE.","key":"2_CR6","DOI":"10.1109\/FPGA.1997.624600"},{"doi-asserted-by":"crossref","unstructured":"P. Barroso, S. Iman, J. Jeong, K. \u00d6ner, M. Dubois, and K. Ramamurthy. RPM: a rapid prototyping engine for multiprocessor systems. IEEE Computer, (28):26\u201334, February 1995.","key":"2_CR7","DOI":"10.1109\/2.347997"},{"doi-asserted-by":"crossref","unstructured":"D. Lewis, D. Galloway, M. van Ierssel, J. Rose, and P. Chow. The Transmogrifier-2: A 1 million gate rapid prototyping system. In In Proceedings of ACM Symposium on FPGAs, pages 53\u201361, Monterey, CA, February 1997. ACM.","key":"2_CR8","DOI":"10.1145\/258305.258312"},{"unstructured":"Altera Corporation. University Program Design Laboratory Package User Guide, August 1997. Version 1.","key":"2_CR9"},{"unstructured":"S. Sawitzki, A. Gratz, and R. Spallek. CoMPARE: A simple reconfigurable processor architecture exploiting instruction level parallelism. In K.A. Hawick and J.A. Heath, editors, Proceedings of the 5th Australasian Conference on Parallel and Real-Time Systems (PART\u201998), pages 213\u2013224, Berlin Heidelberg New York, 1998. Springer-Verlag.","key":"2_CR10"},{"unstructured":"Hyperstone Electronics GmbH. Hyperstone E1-32\/E1-16. 32-Bit-Microprocessor User\u2019s Manual, 1997. Revision 03\/97.","key":"2_CR11"},{"doi-asserted-by":"crossref","unstructured":"J. Eldredge and B. Hutchings. Density enhancement of a neural network using FP-GAs and run-time reconfiguration. In K. Pocek and J. Arnold, editors, Proceedings of FCCM\u201994, pages 180\u2013188, Napa, CA, April 1994. IEEE.","key":"2_CR12","DOI":"10.1109\/FPGA.1994.315611"},{"unstructured":"Atmel Corporation. AT94K Series Field Programmable System Level Integrated Circuit Advance Information, 1999. Revision 1138B-12\/99.","key":"2_CR13"},{"unstructured":"C. Wilson. The SUIF Guide. Stanford University, 1998.","key":"2_CR14"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:26:40Z","timestamp":1737052000000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_2","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}