{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:55:16Z","timestamp":1775454916536,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540424994","type":"print"},{"value":"9783540446873","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_25","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"233-242","source":"Crossref","is-referenced-by-count":3,"title":["Tightly Integrated Placement and Routing for FPGAs"],"prefix":"10.1007","author":[{"given":"Parivallal","family":"Kannan","sequence":"first","affiliation":[]},{"given":"Dinesh","family":"Bhatia","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"25_CR1","unstructured":"Sudip K. Nag and R.A. Rutenbar, \u201cPerformance-Driven Simultaneous Placement and Routing for FPGAs,\u201d IEEE Transactions on CAD, June 1998."},{"key":"25_CR2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field-Programmable Logic and Applications","author":"V. Betz","year":"1997","unstructured":"Vaughn Betz and Jonathan Rose, \u201cVPR: A New Packing, Placement and Routing Tool for FPGA Research,\u201d in Field-Programmable Logic and Applications, Wayne Luk, Peter Y. K. Cheung, and Manfred Glesner, Eds. September 1997, pp. 213\u2013222, Springer-Verlag, Berlin."},{"key":"25_CR3","doi-asserted-by":"crossref","unstructured":"Y. Sankar and J. Rose, \u201cTrading Quality for Compile Time: Ultra-Fast Placement for FPGAs,\u201d in A CM Symp. on FPGAs. ACM, 1999, pp. 157\u2013166.","DOI":"10.1145\/296399.296449"},{"key":"25_CR4","doi-asserted-by":"crossref","unstructured":"Wei Li, \u201cRoutability Prediction for Hierarchical FPGAs,\u201d in Proc. Great Lakes Symposium on VLSI, 1999.","DOI":"10.1109\/GLSV.1999.757428"},{"key":"25_CR5","doi-asserted-by":"crossref","unstructured":"S. Brown, J. Rose, and Z.G. Vranesic, \u201cA Detailed Router for Field Programmable Gate Arrays,\u201d IEEE Transactions on CAD, May 1992.","DOI":"10.1109\/43.127623"},{"key":"25_CR6","doi-asserted-by":"crossref","unstructured":"R.G. Wood and R.A. Rutenbar, \u201cFPGA Routing and Routability Estimation via Boolean Satisfiability,\u201d in ACM International Symposium on FPGAs. June 1998, ACM.","DOI":"10.1145\/258305.258322"},{"key":"25_CR7","unstructured":"Chih liang Eric Chang, \u201cRISA: Accurate and Efficient Placement Routability Modeling,\u201d in Proc. of ICC AD, 1994."},{"key":"25_CR8","doi-asserted-by":"crossref","unstructured":"Pak K. Chan, Martine D.F. Schlag, and Jason Y. Zien, \u201cOn Routability Prediction for Field Programmable Gate Arrays,\u201d in Proc. 30th DAC, 1993June 1993.","DOI":"10.1145\/157485.164915"},{"key":"25_CR9","unstructured":"Abbas A. El Gamal, \u201cTwo-Dimensional Stochastic Model for Interconnections in Master Slice Integrated Circuits,\u201d IEEE Trans. CAS., Feb 1981."},{"key":"25_CR10","doi-asserted-by":"crossref","unstructured":"S. Sastry and A.C. Parker, \u201cStochastic Models for Wireability Analysis of Gate Arrays,\u201d IEEE Trans. on CAD, Jan 1986.","DOI":"10.1109\/TCAD.1986.1270177"},{"key":"25_CR11","doi-asserted-by":"crossref","unstructured":"S. Kirkpatrick, C.D. Gelatt, and M.P. Vecchi, \u201cOptimization by Simulated Annealing,\u201d Science, vol. 220, May 1983.","DOI":"10.1126\/science.220.4598.671"},{"key":"25_CR12","unstructured":"M. D. Huang, F. Romeo, and Sangiovanni Vincentelli, \u201cAn Efficient Cooling Schedule for Simulated Annealing,\u201d in Proc. of ICC AD, 1986."},{"key":"25_CR13","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, and A. Marquard, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Feb 1999.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"25_CR14","unstructured":"XC6200 Field Programmable Gate Arrays, 1997."},{"key":"25_CR15","doi-asserted-by":"crossref","unstructured":"XACTstep Series 6000 v1. 1.7, 1997.","DOI":"10.1049\/cp:19970271"},{"key":"25_CR16","doi-asserted-by":"crossref","unstructured":"Larry McMurchie and Carl Ebeling, \u201cPathFinder: A Negotiation-Based Performance-Driven Router for FPGAs,\u201d in A CM Symp. on FPGAs, FPGA95. ACM, 1995, pp. 111\u2013117.","DOI":"10.1145\/201310.201328"},{"key":"25_CR17","unstructured":"Mandeep Singh, \u201cA Framework for Test and Validation of Adaptive Computing Systems,\u201d M.S. thesis, ECECS, University of Cincinnati, 1999."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:26:43Z","timestamp":1737052003000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_25","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2001]]}}}