{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T04:44:04Z","timestamp":1745210644421,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_29","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"275-285","source":"Crossref","is-referenced-by-count":45,"title":["The MOLEN \u03c1\u03bc-Coded Processor"],"prefix":"10.1007","author":[{"given":"Stamatis","family":"Vassiliadis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sorin","family":"Cot\u00f6fan\u0103","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"J. Hauser and J. Wawrzynek, \u201cGarp: A MIPS Processor with a Reconfigurable Coprocessor,\u201d in Proceedings of the IEEE Symposium of Field-Programmable Custom Computing Machines, pp. 24\u201333, April 1997.","DOI":"10.1109\/FPGA.1997.624600"},{"key":"29_CR2","unstructured":"J. M. Rabaey, \u201cReconfigurable Computing: The Solution to Low Power Programmable DSP,\u201d in Proceedings 1997ICASSP Conference, (Munich), April 1997."},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"D. C. Burger and T. M. Austin, \u201cThe SimpleScalar Tool Set, Version 2.0,\u201d Technical Report CS-TR-1997-1342, University of Wisconsin-Madison, 1997.","DOI":"10.1145\/268806.268810"},{"key":"29_CR4","unstructured":"\u201cVirtex-II 1.5V FPGA Family: Detailed Functional Description.\u201d http:\/\/www.xilinx.com\/partinfo\/databook.htm ."},{"key":"29_CR5","doi-asserted-by":"crossref","unstructured":"C. Loeffler, A. Ligtenberg, and G. Moschytz, \u201cPractical Fast 1-D DCT Algorithms With 11 Multiplications,\u201d in Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pp. 988\u2013991, 1989.","DOI":"10.1109\/ICASSP.1989.266596"},{"key":"29_CR6","series-title":"PhD thesis","volume-title":"PRISC: Programmable Reduced Instruction Set Computers","author":"R. Razdan","year":"1994","unstructured":"R. Razdan, PRISC: Programmable Reduced Instruction Set Computers. PhD thesis, Harvard University, Cambridge, Massachusetts, May 1994."},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"S. A. Hauck, \u201cConfiguration Prefetch for Single Context Reconfigurable Coprocessors,\u201d in 6th Int. Symposium on Field Programmable Gate Arrays, pp. 65\u201374, February 1998.","DOI":"10.1145\/275107.275121"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"R. D. Wittig and P. Chow, \u201cOneChip: An FPGA Processor With Reconfigurable Logic,\u201d in IEEE Symposium on FPGAsfor Custom Computing Machines (K. L. Pocek and J. M. Arnold, eds.), (Napa Valley, California), pp. 126\u2013135, April 1996.","DOI":"10.1109\/FPGA.1996.564773"},{"key":"29_CR9","unstructured":"S. M. Trimberger, \u201cReprogrammable Instruction Set Accelerator.\u201d U.S. Patent No. 5,737,631, April 1998."},{"key":"29_CR10","doi-asserted-by":"crossref","unstructured":"J. R. Hauser and J. Wawrzynek, \u201cGarp: A MIPS Processor with a Reconfigurable Coprocessor,\u201d in IEEE Symposium on FPGAs for Custom Computing Machines, (Napa Valley, California), pp. 12\u201321, April 1997.","DOI":"10.1109\/FPGA.1997.624600"},{"key":"29_CR11","doi-asserted-by":"crossref","unstructured":"P. M. Athanas and H. F. Silverman, \u201cProcessor Reconfiguration through Instruction-Set Metamorphosis,\u201d IEEE Computer, vol. 26, pp. 11\u201318, March 1993.","DOI":"10.1109\/2.204677"},{"key":"29_CR12","unstructured":"K. L. Gilson, \u201cIntegrated Circuit Computing Device Comprising a Dynamically Configurable Gate Array Having a Reconfigurable Execution Means.\u201d WO Patent No. 94\/14123, June 1994."},{"key":"29_CR13","doi-asserted-by":"crossref","unstructured":"H. Schmit, \u201cIncremental Reconfiguration for Pipelined Applications,\u201d in IEEE Symposium on FPGAs for Custom Computing Machines, pp. 47\u201355, April 1997.","DOI":"10.1109\/FPGA.1997.624604"},{"key":"29_CR14","doi-asserted-by":"crossref","unstructured":"S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer, \u201cPipeRench: A Coprocessor for Streaming Multimedia Acceleration,\u201d in The 26th International Symposium on Computer Architecture, (Atlanta, Georgia), pp. 28\u201339, May 1999.","DOI":"10.1145\/307338.300982"},{"key":"29_CR15","doi-asserted-by":"crossref","unstructured":"R. W. Hartenstein, R. Kress, and H. Reinig, \u201cA New FPGA Architecture for Word-Oriented Datapaths,\u201d in Proceeding of the 4th International Workshop on Field-Programmable Logic and Applications: Architectures, Synthesis and Applications., pp. 144\u2013155, September 1994.","DOI":"10.1007\/3-540-58419-6_85"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:26:21Z","timestamp":1737051981000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_29","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}