{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:09:23Z","timestamp":1725484163019},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_4","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"27-36","source":"Crossref","is-referenced-by-count":2,"title":["A New Placement Method for Direct Mapping into LUT-Based FPGAs"],"prefix":"10.1007","author":[{"given":"Joerg","family":"Abke","sequence":"first","affiliation":[]},{"given":"Erich","family":"Barke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"J. Abke, and E. Barke, \u201cCoMGen: Direct Mapping of Arbitrary Components into LUT-Based FPGAs, Field-Programmable Logic and Applications, The Roadmap to Reconfigurable Computing, FPL 2000, pp. 191\u2013200. Springer.","DOI":"10.1007\/3-540-44614-1_22"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"K. Harbich, J. Stohmann, L. Schwoerer, and E. Barke, \u201cA Case Study: Logic Emulation-Pitfalls and Solutions\u201d, In Proc. of the 10th IEEE Int\u2019l. Workshop on Rapid System Prototyping, 1999, IEEE Computer Society, pp. 160\u2013163.","DOI":"10.1109\/IWRSP.1999.779047"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"V. Betz, and J. Rose, VPR: A New Packing, Placement and Routing Tool for FPGA Research, A CM Symp. on FPGAs, FPGA 1997, pp. 213\u2013222.","DOI":"10.1007\/3-540-63465-7_226"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, and A. Marquardt, \u201cArchitecture and CAD for Deep-Submicron FPGAs\u201d, Kluwer Academic Publishers, 1999.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"M. Butts, J. Batcheller, and J. Varghese, \u201cAn Efficient Logic Emulation System\u201d. Proc. of the Int\u2019l. Conf. of Circuit Design, ICCD 1992, pp. 138\u2013141.","DOI":"10.1109\/ICCD.1992.276356"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"S. W. Gehring, S. H.-M. Ludwig, \u201cFast Integrated Tools for Circuit Design with FPGAs\u201d, A CM Symp. on FPGAs, FPGA 1998, pp. 133\u2013139.","DOI":"10.1145\/275107.275133"},{"key":"4_CR7","unstructured":"S. Kirkpatrick, C. D. J. Gelatt, and M. Vecchi, \u201cOptimization by Simulated Annealing\u201d, Technical report, 1982, IBM Thomas J. Watson Reseearch Center."},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"H. Krupnova, and G. Saucier, \u201cFPGA-Based Emulation: Industrial and Custom Prototyping Solutions\u201d. In Field-Programmable Logic and Applications, The Roadmap to Reconfigurable Computing, FPL 2000, pp. 68\u201377. Springer.","DOI":"10.1007\/3-540-44614-1_8"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"C. Sechen, \u201cVLSI Placement and Global Routing Using Simulated Annealing\u201d. Kluwer Academic Publishers, 1988.","DOI":"10.1007\/978-1-4613-1697-8"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"D. M. Lewis, D. R. Galloway, M. van Ierssel, J. Rose, and P. Chow \u201cThe Transmogrifier-2: A 1 Million Gate Rapid Prototyping System\u201d, ACM Symposium on FPGA, FPGA 1997, pp. 53\u201361.","DOI":"10.1145\/258305.258312"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"T. Lengauer \u201cCombinatorial Algorithms for Integrated Circuit Layout\u201d, Wiley Teubner, 1990.","DOI":"10.1007\/978-3-322-92106-2_3"},{"key":"4_CR12","unstructured":"\u201cLPM 220: Description of LPM Modules\u201d, http:\/\/www.edif.org\/lpmweb\/documentation\/220cells.pdf ."},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"J. Stohmann and E. Barke, \u201cAn Universal CLA Adder Generator for SRAM-Based FPGAs\u201d. Field-Programmable Logic: Smart Applications, New Paradigms and Compilers\u201d, FPL 1996, pp. 44\u201354, Springer.","DOI":"10.1007\/3-540-61730-2_5"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"J. Stohmann and E. Barke, \u201cA Universal Pezaris Array Multiplier Generator for SRAM-Based FPGAs\u201d. Int\u2019l Conf. on Computer Design, ICCD 1997, pp. 489\u2013495.","DOI":"10.1109\/ICCD.1997.628913"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"J. Stohmann, K. Harbich, M. Olbrich, and E. Barke. \u201cAn Optimized Design Flow for Fast FPGA-Based Rapid Prototyping\u201d, Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm, FPL 1998, pp. 79\u201388, Springer.","DOI":"10.1007\/BFb0055235"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Y. Sankar, J. Rose, \u201cTrading Quality for Compile Time: Ultra-Fast Placement for FPGAs\u201d, A CM Symp. on FPGAs, FPGA 1999, pp. 157\u2013166.","DOI":"10.1145\/296399.296449"},{"key":"4_CR17","unstructured":"R. Tessier, \u201cFast Place and Route Approaches for FPGAs\u201d, Ph.D. thesis, Massachusetts Institute of Technology, 1998."},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"R. Tessier, \u201cFrontier: A Fast Placement System for FPGAs\u201d, Proc. of the 10th IFIP Int\u2019l Conf. on VLSI, 1999.","DOI":"10.1007\/978-0-387-35498-9_12"},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"D. E. Thomas and P. R. Moorby, \u201cThe Verilog Hardware Description Language\u201d, Kluwer Academic Publishers, 4th edition, 1998.","DOI":"10.1007\/978-1-4757-2896-5"},{"issue":"9","key":"4_CR20","doi-asserted-by":"crossref","first-page":"803","DOI":"10.1109\/43.720317","volume":"17","author":"N. Togawa","year":"1998","unstructured":"N. Togawa, M. Yanagisawa, T. Ohtsuki; \u201cMaple-opt: A Performance-Oriented Simultaneous Technology Mapping, Placement, and Global Routing Algorithm for FPGA\u2019s\u201d, IEEE Trans. on CAD, Sep. 1998, Vol. 17, No. 9, pp. 803\u2013818.","journal-title":"IEEE Trans. on CAD"},{"issue":"3","key":"4_CR21","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/43.365125","volume":"14","author":"W.-J. Sun","year":"1995","unstructured":"W.-J. Sun, C. Sechen, \u201cEfficient and Effective Placement for Very Large Circuits\u201d, IEEE Trans. on CAD, Mar. 1995, Vol. 14, No. 3, pp. 349\u2013359.","journal-title":"IEEE Trans. on CAD"},{"key":"4_CR22","unstructured":"Xilinx, Inc. \u201cAlliance Series 3.1i Software Documentation\u201d, 2000."},{"key":"4_CR23","unstructured":"Xilinx, Inc. \u201cThe Programmable Logic Data Book\u201d, Xilinx Inc.,&San Jose, 2000."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T11:04:46Z","timestamp":1556449486000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_4","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}