{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:09:22Z","timestamp":1725484162411},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_40","type":"book-chapter","created":{"date-parts":[[2007,5,26]],"date-time":"2007-05-26T20:46:00Z","timestamp":1180212360000},"page":"388-397","source":"Crossref","is-referenced-by-count":0,"title":["Motivation from a Full-Rate Specific Design to a DSP Core Approach for GSM Vocoders"],"prefix":"10.1007","author":[{"given":"Shervin","family":"Sheidaei","sequence":"first","affiliation":[]},{"given":"Hamid","family":"Noori","sequence":"additional","affiliation":[]},{"given":"Ahmad","family":"Akbari","sequence":"additional","affiliation":[]},{"given":"Hosein","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"40_CR1","unstructured":"GSM 06.10: Digital Cellular telecommunications system:GSM full rate speech transcoding, Version 3.01.02, April 15,(1989)."},{"key":"40_CR2","unstructured":"GSM 06.20: Digital Cellular telecommunications system:GSM half rate speech transcoding,Version 8.0.0,(1999)."},{"key":"40_CR3","unstructured":"GSM 06.60,: Digital Cellular telecommunications system: Enhanced Full Rate (EFR) speech trancoding, Version 8.0.0, (1999)."},{"key":"40_CR4","unstructured":"http:\/\/www.kbs.cs.tu-berlin.de\/\/jutta\/gsm"},{"key":"40_CR5","unstructured":"GSM 06.06:Digital Cellular telecommunications system:ANSI-C code for GSM half rate speech codec,Version 8.0.0, (1999)."},{"key":"40_CR6","unstructured":"GSM 06.53: Digital Cellular telecommunications system: ANSI-C code for the GSM Enhanced Full Rate (EFR) speech codec, version 8.0.0; (1999)."},{"key":"40_CR7","first-page":"429","volume":"2","author":"J. Nurmi","year":"1994","unstructured":"J. Nurmi, V. Eerola, E. Ofiner and A. Gierlingen:A DSP core for speech coding applications, ICASSP 94, vol 2, pp. 429\u2013432,(1994).","journal-title":"ICASSP 94"},{"key":"40_CR8","unstructured":"M.K. Prasad, P. D. Arcy, A. Gupta, M. S. Diamondstein and H.R. Srinivas: Half-rate GSM vocoder implementation on a DUAL MAC digital signal processor,(1997) ICASSP 97,vol 1,pp. 619\u2013622."},{"key":"40_CR9","unstructured":"R.E. Henning and C. Chakrabarti,: High-level design synthesis of a low power, VLIW processor for the IS-54 VSELP speech encoder, IEEE international conference on VLSI in computer and processor,pp. 571\u2013576,(1997)."},{"issue":"20","key":"40_CR10","first-page":"1682","volume":"33","author":"Z. Gu","year":"1997","unstructured":"Z. Gu, R. Sudhakar and K.B. Lee: Power efficient architectures for VSELP speech coders, IEEE, Vol 33, No 20, pp. 1682\u20131683,(Sep 1997).","journal-title":"Power efficient architectures for VSELP speech coders"},{"key":"40_CR11","doi-asserted-by":"crossref","unstructured":"M. Alidina, G. Burns, C. Holmqvist, E. Morgan, D. Rhodes, S. Simanapalli and M. Thierbach: DSP16000: A High Performance, Low Power Dual-MAC DSP Core for Communications Applications, IEEE Custom Integrated Circuits Conference, pp. 119\u2013122; (1998).","DOI":"10.1109\/CICC.1998.694919"},{"key":"40_CR12","unstructured":"J. Du, G. Warner, E. Vallow, P. Breyer and T. Hollenbach: GSM EFR IMPLEMENTATION FOR TRAU APPLICATION ON DSP16000, IEEE, pp. 2207\u20132210;(1999)."},{"key":"40_CR13","unstructured":"Sh. Sheidaei: Hardware implementation of GSM base station full rate vocoder, M.Sc. Thesis, Iran University of Science and Technology, (June 1999)."},{"key":"40_CR14","unstructured":"H. Noori, An architecture to implement GSM Half-Rate vocoder, M.Sc. Thesis, AmirKabir University of Technology, (June 2000)."},{"key":"40_CR15","unstructured":"H. Noori, H. Pedram, A. Akbari and Sh. Shedaei: FPGA implementation of a DSP Core for Full Rate and Half Rate GSM Vocoders, IEEE, Twelfth International Conference on Microelectronics, pp. 273\u2013276, (2000)."},{"key":"40_CR16","unstructured":"TMS320C6000 CPU and Instruction Set Reference Guide, Texas Instrument, (March 1999)."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T18:59:26Z","timestamp":1550343566000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_40","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}