{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:53Z","timestamp":1759147133467},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_41","type":"book-chapter","created":{"date-parts":[[2007,5,26]],"date-time":"2007-05-26T20:46:00Z","timestamp":1180212360000},"page":"398-408","source":"Crossref","is-referenced-by-count":12,"title":["Loop Tiling for Reconfigurable Accelerators"],"prefix":"10.1007","author":[{"given":"Steven","family":"Derrien","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Rajopadhye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"41_CR1","unstructured":"Spyder Board x2 Manual Rev 1.1. FZI Website and http:\/\/www.x2e.de\/ ."},{"key":"41_CR2","doi-asserted-by":"crossref","unstructured":"R. Andonov, H. Bourzoufi, and S. Rajopadhye. Two-dimensional orthogonal tiling: from theory to practice. In International Conference on High Performance Computing (HiPC), 1996.","DOI":"10.1109\/HIPC.1996.565827"},{"key":"41_CR3","unstructured":"J. Bu and E.F. Depreterre P. Dewilde. A Design Methodology for Partitioning Systolic Arrays. In IEEE conference on Application Specific Array Processor, 1990."},{"key":"41_CR4","unstructured":"L. Carter, J. Ferrante, S. Hummel, B. Alpern, and K. Gatlin. Hierarchical tiling: a methodology for high performance. In Technical Report CS-96-508 and University of California at San Diego, 1996."},{"key":"41_CR5","unstructured":"S. Derrien, S. Rajopadhye, and S. Sur-Kolay. Combining Instruction and Loop Level Parrallelism for FPGAs. IRISA Research report N\u22181376 and February 2001."},{"key":"41_CR6","unstructured":"S. Derrien, S. Rajopadhye, and S. Sur-Kolay. Loop Tiling for Reconfigurable Accelerators. IRISA Research report."},{"key":"41_CR7","unstructured":"S. Derrien, S. Rajopadhye, and S. Sur-Kolay. Optimal partitionning for FPGA based regular array implementations. In IEEE PARELEC\u201900, August 2000."},{"key":"41_CR8","unstructured":"Uwe Eckhardt and Renate Merker. Co-Partitionning-A Method for Hardware\/Software design for scalable Systolic Arrays. In Reconfigurable Architectures and ITPress, 1997."},{"key":"41_CR9","unstructured":"J. Vuillemin et al. Programmable active memories: Reconfigurable systems comes of age. In IEEE Transaction on VLSI Systems, 1991."},{"key":"41_CR10","doi-asserted-by":"crossref","unstructured":"K. Hogsted, L. Carter, and J. Ferrante. Selecting tile shape for minimal execution time. In ACM Symposium on Parallel Algorithms and Architectures, 1999.","DOI":"10.1145\/305619.305641"},{"key":"41_CR11","unstructured":"D. Lavenier. FPGA Implementation of the k-means Clustering Algorithm for Hyper-Spectral Images. Los Alamos Unclassified Report 00-3079 and July 2000."},{"key":"41_CR12","doi-asserted-by":"crossref","unstructured":"D. I. Moldovan and J. A.N. Forbes. Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays. In IEEE Transactions on Computers, January 1986.","DOI":"10.1109\/TC.1986.1676652"},{"key":"41_CR13","doi-asserted-by":"crossref","unstructured":"P. Quinton. Automatic Synthesis of Systolic arrays from Recurrent Uniform Equations. In International Conference on Computer Architecture, pages 208\u2013214, 1984.","DOI":"10.1145\/800015.808184"},{"key":"41_CR14","unstructured":"L. Thiele J. Teich and L. Zhang. Scheduling of Partitioned Regular Algorithms on Processor Arrays with Contrained Resources. In International Conference on Application Specific Processor Arrays (ASAP), 1996."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T07:04:52Z","timestamp":1556435092000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_41","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}