{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:09:29Z","timestamp":1725484169845},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_42","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"409-419","source":"Crossref","is-referenced-by-count":3,"title":["The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems"],"prefix":"10.1007","author":[{"given":"Gilles","family":"Sassatelli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jerome","family":"Galy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaston","family":"Cambon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Camille","family":"Diou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"issue":"2","key":"42_CR1","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/54.500200","volume":"13","author":"S. Brown","year":"1996","unstructured":"Stephen Brown and J. Rose, \u201cArchitecture of FPGAs and CPLDs: A Tutorial,\u201d IEEE Design and Test of Computers, Vol. 13, No. 2, pp. 42\u201357, 1996","journal-title":"IEEE Design and Test of Computers"},{"key":"42_CR2","doi-asserted-by":"crossref","unstructured":"M. Gokhale et al, \u201cBuilding and Using a Highly Parallel Programmable Logic Array,\u201d IEEE Computer, pp. 81\u201389, Jan. 1991","DOI":"10.1109\/2.67197"},{"key":"42_CR3","doi-asserted-by":"crossref","unstructured":"W. H. Mangione-Smith et al, \u201cSeeking Solutions in Configurable Computing,\u201d IEEE Computer, pp. 38\u201343, December 1997","DOI":"10.1109\/2.642810"},{"key":"42_CR4","unstructured":"J. R. Hauser and J. Wawrzynek, \u201cGarp: A MIPS Processor with a Re-configurable Coprocessor,\u201d Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, 1997"},{"issue":"4","key":"42_CR5","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1016\/0141-9331(92)90021-K","volume":"16","author":"A. Abnous","year":"1992","unstructured":"A. Abnous, C. Christensen, J. Gray, J. Lenell, A. Naylor and N. Bagherzadeh, \u201c Design and Implementation of the Tiny RISC microprocessor,\u201d Microprocessors and Microsystems, Vol. 16, No. 4, pp. 187\u201394, 1992","journal-title":"Microprocessors and Microsystems"},{"key":"42_CR6","doi-asserted-by":"crossref","unstructured":"C. Hsieh and T. Lin, \u201c VLSI Architecture For Block-Matching Motion Estimation Algorithm,\u201d IEEE Trans. on Circuits and Systems for Video Technology, vol. 2, pp. 169\u2013175, June 1992.","DOI":"10.1109\/76.143416"},{"key":"42_CR7","doi-asserted-by":"crossref","unstructured":"N. Ahmed, T. Natarajan, and K.R. Rao, \u201cDiscrete cosine transform,\u201d IEEE Trans. On Computers, vol. C-23, pp. 90\u201393, Jan 1974","DOI":"10.1109\/T-C.1974.223784"},{"key":"42_CR8","unstructured":"ISO\/IEC JTC1 CD 10918. Digital compression and coding of continuous-tone still images-part 1, requirements and guidelines, ISO, 1993 (JPEG)"},{"key":"42_CR9","unstructured":"ISO\/IEC JTC1 CD 13818. Generic coding of moving pictures and associated audio: video, ISO, 1994 (MPEG-2 standard)"},{"key":"42_CR10","unstructured":"Challenges for Adaptive Computing Systems, Defense and Advanced Research Projects Agency, at http:\/\/www.darpa.mil\/ito\/research\/acs\/challenges.html"},{"key":"42_CR11","unstructured":"Xilinx, the Programmable Logic Data Book, 1994"},{"key":"42_CR12","doi-asserted-by":"crossref","unstructured":"A. Bugeja and W. Yang, \u201cA Re-configurable VLSI Coprocessing System for the Block Matching Algorithm\u201d, IEEE Trans. On VLSI systems, vol. 5, September 1997.","DOI":"10.1109\/92.609876"},{"key":"42_CR13","unstructured":"Intel Application Notes for Pentium MMX, http:\/\/developer.intel.com\/"},{"key":"42_CR14","doi-asserted-by":"crossref","unstructured":"CDiou, M. Robert, L. Torres, \u201cA Wavelet Core for Video Processing\u201d, ICIP2000, IEEE Signal Processing Society 2000 International Conference on Image Processing, Vancouver, September 10\u201313, 2000, pp 35\u201340.","DOI":"10.1109\/ICIP.2000.899406"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_42","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T11:05:00Z","timestamp":1556449500000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_42","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}