{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:09:32Z","timestamp":1725484172072},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_43","type":"book-chapter","created":{"date-parts":[[2007,5,26]],"date-time":"2007-05-26T20:46:00Z","timestamp":1180212360000},"page":"420-429","source":"Crossref","is-referenced-by-count":2,"title":["A n-Bit Reconfigurable Scalar Quantiser"],"prefix":"10.1007","author":[{"given":"Oswaldo","family":"Cadenas","sequence":"first","affiliation":[]},{"given":"Graham","family":"Megson","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"issue":"6","key":"43_CR1","doi-asserted-by":"publisher","first-page":"2325","DOI":"10.1109\/18.720541","volume":"44","author":"R. M. Gray","year":"1998","unstructured":"Gray, R. M. and Neuhoff D. L. \u201cQuantisation,\u201d in IEEE Transactions on Information Theory, 1998, Vol. 44, No. 6, pp. 2325\u20132327.","journal-title":"IEEE Transactions on Information Theory"},{"key":"43_CR2","volume-title":"Introduction to data compression","author":"K. Sayood","year":"1996","unstructured":"K. Sayood. Introduction to data compression. San Francisco, CA: Morgan Kaufmann Publishers, 1996."},{"issue":"17","key":"43_CR3","doi-asserted-by":"publisher","first-page":"1435","DOI":"10.1049\/el:19970993","volume":"33","author":"G.M. Megson","year":"1997","unstructured":"Megson, G.M. and Diemoz E., 1997. \u201cScalar Quantisation Using a Fast Systolic Array,\u201d in Electronics Letters, 1997, Vol. 33, No. 17, pp. 1435\u20131437.","journal-title":"Electronics Letters"},{"key":"43_CR4","unstructured":"Bolotski M., DeHon A. and Knight T. \u201cUnifying FPGAs and SIMD Arrays,\u201d in 2nd Int. ACM\/SIGDA Workshop on FPGAs, Berkeley, USA, Feb. 13\u201315, 1994."},{"key":"43_CR5","doi-asserted-by":"crossref","unstructured":"Benyamin D., Luk W. and Villasenor J. \u201cOptimizing FPGA-based vector product design,\u201d in IEEE Symp. on FPGAs for Custom Computing Machines, Napa Valley, USA, Apr. 21\u201323, 1999.","DOI":"10.1109\/FPGA.1999.803680"},{"key":"43_CR6","doi-asserted-by":"crossref","unstructured":"Wirthlin M. J. and Hutchings B. L. \u201cImproving functional density through runtime constant propagation,\u201d in ACM\/SIGDA Int. Symp. Field Programmable Gate Arrays, Monterey, USA, pp. 86\u201392, Feb. 1997.","DOI":"10.1145\/258305.258316"},{"key":"43_CR7","doi-asserted-by":"crossref","unstructured":"O. Cadenas, G. Megson and T. Plaks, \u201cQuantitative evaluation of three reconfiguration strategies on FPGAs: A case study,\u201d in Proc. of the HPC-Asia 2000 Beijing, China, May 14-17 2000, pp. 337\u2013342.","DOI":"10.1109\/HPC.2000.846574"},{"key":"43_CR8","volume-title":"Digital Design Principles and Practices","author":"J. F. Wakerly","year":"1994","unstructured":"J. F. Wakerly. Digital Design Principles and Practices. Englewood Cliffs, NJ: Prentice Hall, 1994."},{"key":"43_CR9","doi-asserted-by":"crossref","unstructured":"D. A. Patterson and J. L. Hennessy. Computer Organization and Design. The hardware\/software interface. Morgan Kaufmann Publishers, 1994.","DOI":"10.1016\/B978-1-4832-0775-9.50007-5"},{"key":"43_CR10","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1007\/3-540-60294-1_136","volume-title":"saField Programmable Logic and Applications","author":"B. L. Hutchings","year":"1995","unstructured":"Hutchings B. L. and M. J. Wirthlin \u201cImplementation approaches for reconfigurable logic applications\u201d in saField Programmable Logic and Applications LNCS 975 pp. 419\u2013428. Springer, 1995."},{"key":"43_CR11","unstructured":"Delgado-Frias J. G. and Nyathi J. \u201cA quantitative analysis of reconfiguration coprocessors for multimedia applications,\u201d in IEEE Eigth Great Symp. on VLSI Lafayette, Louisiana, Feb. 1998, pp. 59\u201364."},{"key":"43_CR12","unstructured":"Xilinx: XC6000 Field Programmable Gate Array, 1996."},{"key":"43_CR13","unstructured":"http:\/\/www.vcc.com\/Hotworks.html"},{"key":"43_CR14","unstructured":"http:\/\/www.xilinx.com\/apps\/velabrel.htm"},{"key":"43_CR15","unstructured":"Xilinx: Xact Step, Series 6000, User Guide, 1997."},{"key":"43_CR16","unstructured":"Xilinx:32 \u00d7 16 reconfigurable correlator for the XC6200, July 1997, Application Note XAPP 084."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_43","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T07:05:02Z","timestamp":1556435102000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_43","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}