{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:21:19Z","timestamp":1737091279168,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_45","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"441-450","source":"Crossref","is-referenced-by-count":3,"title":["Demonstrating Real-time JPEG Image Compression-Decompression using Standard Component IP Cores on a Programmable Logic based Platform for DSP and Image Processing"],"prefix":"10.1007","author":[{"given":"Albert","family":"Simpson","sequence":"first","affiliation":[]},{"given":"Jill","family":"Hunter","sequence":"additional","affiliation":[]},{"given":"Moira","family":"Wylie","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Hu","sequence":"additional","affiliation":[]},{"given":"David","family":"Mann","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"45_CR1","unstructured":"ISO 10918 (ISO\/IEC) \u201cDigital Compression and Coding of Continuous Tone Still Images (JPEG)\u201d"},{"key":"45_CR2","unstructured":"Institute for System Level Integration (ISLI), Livingston, Scotland, UK. URL http:\/\/www.sli-institute.ac.uk"},{"key":"45_CR3","doi-asserted-by":"crossref","unstructured":"J. McCanny, D. Ridge, Y. Hu, J. Hunter \u201cHierarchical VHDL Libraries for DSP ASIC Design\u201d ICASSP 1997, pp 675\u2013678","DOI":"10.1109\/ICASSP.1997.599858"},{"key":"45_CR4","doi-asserted-by":"crossref","unstructured":"A Jerraya, H. Ding, P. Kission, M. Rahmouni \u201cBehavioural Synthesis and Component Reuse with VHDL\u201d Kluwer Academic Publishers, 1997","DOI":"10.1007\/978-1-4615-6315-0"},{"key":"45_CR5","doi-asserted-by":"crossref","unstructured":"V. Bhaskaran, K. Konstantinides \u201cImage and Video Compression Standards\u201d Kluwer Academic Publishers, 1997","DOI":"10.1007\/978-1-4615-6199-6"},{"key":"45_CR6","unstructured":"D. Bursky, \u201cAccelerating system designs by leveraging Intellectual Property\u201d, Microelectronics Design, Vol. 2, No. 1, Feb 1998"},{"key":"45_CR7","unstructured":"Nallatech Limited: \u201cDIME-The Module Standard for FPGAs\u201d URL http:\/\/www.nallatech.com"},{"key":"45_CR8","doi-asserted-by":"crossref","unstructured":"J. Hunter, J. McCanny \u201cRapid Design of Discrete Cosine Transform Cores\u201d IEE Colloquium (Digest), 1998, No. 197, pp. 5\/1\u20135\/6","DOI":"10.1049\/ic:19980045"},{"issue":"3","key":"45_CR9","doi-asserted-by":"publisher","first-page":"639","DOI":"10.1109\/30.628688","volume":"43","author":"S.K. Asada","year":"1997","unstructured":"SK. Asada, H. Ohtsubo, T. Fujihira and T. Imaide, \u201cDevelopment of a low-power MPEG1\/JPEG Encode\/Decode IC\u201d IEEE Transactions on Consumer Electronics, Vol. 43, No. 3, August 1997, pp. 639\u2013644","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"3","key":"45_CR10","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1109\/30.628651","volume":"43","author":"S. Okada","year":"1997","unstructured":"S. Okada, Y. Matsuda, T. Wantanabe and K. Kondo \u201cA single chip motion JPEG codes LSI\u201d IEEE Transactions on Consumer Electronics, Vol. 43, No. 3, August 1997, pp. 418\u2013422","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"2","key":"45_CR11","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/5.364464","volume":"83","author":"M. Kovac","year":"1995","unstructured":"M. Kovac and N. Ranganathan \u201cJAGUAR: A fully pipelined VLSI architecture for JPEG image compression standard\u201d Proc. IEEE, Vol. 83, No. 2, Feb 1995, pp. 247\u2013258","journal-title":"Proc. IEEE"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_45","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:26:53Z","timestamp":1737052013000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_45"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_45","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}