{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:09:37Z","timestamp":1725484177078},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_48","type":"book-chapter","created":{"date-parts":[[2007,5,26]],"date-time":"2007-05-26T20:46:00Z","timestamp":1180212360000},"page":"462-472","source":"Crossref","is-referenced-by-count":8,"title":["Dynamically Reconfigurable Cores"],"prefix":"10.1007","author":[{"given":"John","family":"MacBeth","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Lysaght","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"48_CR1","doi-asserted-by":"crossref","unstructured":"P. W. Foulk, \u201cData-folding in SRAM Configurable FPGAs\u201d, in IEEE Symposium on Field Programmable Custom Computing Machines, K.L. Pocek and J. Arnold (Eds.), pp 163\u2013171, Los Alamitos, California, April 1993","DOI":"10.1109\/FPGA.1993.279467"},{"key":"48_CR2","doi-asserted-by":"crossref","unstructured":"P. Lysaght, J. Stockwood, J. Law and D. Girma, \u201cArtificial Neural Network Implementations on a Fine-Grained EPGA\u201d, in Field Programmable Logic and Applications, R. Hartenstein, M. Z. Servit (Eds.), pp 421\u2013431, Prague, Czech Republic, Sept. 1994","DOI":"10.1007\/3-540-58419-6_126"},{"key":"48_CR3","doi-asserted-by":"crossref","unstructured":"G. Brebner and J. Gray, \u201cUse of Reconfigurability in Variable-length Code Detection at Video Rates\u201d, in Field Programmable Logic and Applications, W. Moore and W. Luk (Eds.), pp 429\u2013438, Oxford, England, Sept. 1995","DOI":"10.1007\/3-540-60294-1_137"},{"key":"48_CR4","doi-asserted-by":"crossref","unstructured":"M. J. Wirthlin and B. L. Hutchings, \u201cDISC: The Dynamic Instruction Set Computer\u201d, in Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, J. Schewel (Ed.), Proc. SPIE 2607, pp 92\u2013103, Philadephia, PA, USA, Oct. 1995","DOI":"10.1117\/12.221328"},{"key":"48_CR5","doi-asserted-by":"crossref","unstructured":"H. Eggers, P. Lysaght, H. Dick and G. McGregor, \u201cFast Reconfigurable Crossbar Switching in FPGAs\u201d, in Field Programmable Logic and Applications, R. Hartenstein and M. Glesner (Eds.), pp 297\u2013306, Darmstad, Germany, Sept. 1996","DOI":"10.1007\/3-540-61730-2_32"},{"key":"48_CR6","doi-asserted-by":"crossref","unstructured":"W. Luk, N. Shirazi, S. Guo and P.Y.K. Cheung, \u201cPipeling Morphing and Virtual Pipelines\u201d, in Field Programmable Logic and Applications, W. Luk, P. Cheung and M. Glesner (Eds.), pp 111\u2013120, London, England, Sept. 1997","DOI":"10.1007\/3-540-63465-7_216"},{"key":"48_CR7","doi-asserted-by":"crossref","unstructured":"A. Donlin, \u201cSelf-modifying Circuitry \u2014 A Platform for Tractable Virtual Circuitry\u201d, in Field Programmable Logic and Applications, R. Hartenstein and A. Keevallik (Eds.), pp 199\u2013208, Tallinn, Estonia, Sept. 1998","DOI":"10.1007\/BFb0055247"},{"key":"48_CR8","doi-asserted-by":"crossref","unstructured":"G. McGregor and P. Lysaght, \u201cSelf Controlling Dynamic Reconfiguration: A Case Study\u201d, in Field Programmable Logic and Applications, P. Lysaght, J. Irvine and R. Hartenstein (Eds.), pp 144\u2013154, Glasgow, Scotland, Aug. 1999","DOI":"10.1007\/978-3-540-48302-1_15"},{"key":"48_CR9","unstructured":"Triscend Corporation, \u201cTriscend A7 Configurable System-on-Chip Family\u201d, Datasheet, http:\/\/www.triscend.com , Aug. 2000"},{"key":"48_CR10","unstructured":"Altera Corporation, \u201cARM-Based Embedded Processor Device Overview Data Sheet\u201d, http:\/\/www.altera.com , Sept. 2000"},{"key":"48_CR11","unstructured":"Xilinx Inc., \u201cIBM and XILINX to Create New Generation of Integrated Circuits\u201d, Press Release, http:\/\/www.xilinx.com\/prs_rls\/ibmpartner.htm , July 2000"},{"key":"48_CR12","unstructured":"National Semiconductor Corporation, \u201cPC16550D UART with FIFOs\u201d, Datasheet, http:\/\/www.national.com\/pf\/PC\/PCl6550D.html , June 1995"},{"key":"48_CR13","unstructured":"Texas Instruments Inc., \u201cTIR2000 Data Manual: High-Speed Serial Infrared Controller With 64-Byte FIFO\u201d, Data Manual, June 1998"},{"issue":"4","key":"48_CR14","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/54.632878","volume":"14","author":"A. M. Rinc\u00f3n","year":"1997","unstructured":"A. M. Rinc\u00f3n, C. Cherichetti, J. A. Monzel, D. R. Stauffer and M. T. Trick, \u201cCore Design and System-on-a-Chip Integration\u201d, in IEEE Design & Test of Computers, Volume: 14 Issue: 4, pp 26\u201335, Oct.\u2013Dec. 1997","journal-title":"IEEE Design & Test of Computers"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T07:05:10Z","timestamp":1556435110000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_48","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}