{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,20]],"date-time":"2025-07-20T04:34:19Z","timestamp":1752986059434},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_5","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"37-47","source":"Crossref","is-referenced-by-count":10,"title":["fGREP - Fast Generic Routing Demand Estimation for Placed FPGA Circuits"],"prefix":"10.1007","author":[{"given":"Parivallal","family":"Kannan","sequence":"first","affiliation":[]},{"given":"Shankar","family":"Balachandran","sequence":"additional","affiliation":[]},{"given":"Dinesh","family":"Bhatia","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"5_CR1","first-page":"213","volume-title":"Field-Programmable Logic and Applications","author":"B. Vaughn","year":"1997","unstructured":"Vaughn Betz and Jonathan Rose, \u201cVPR: A New Packing, Placement and Routing Tool for FPGA research,\u201d in Field-Programmable Logic and Applications. Sep 1997, pp. 213\u2013222, Springer-Verlag, Berlin."},{"key":"5_CR2","volume-title":"Circuits, Interconnections, and Packaging for VLSI","author":"H. B. Bakoglu","year":"1990","unstructured":"H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison Wesley, Reading, MA, 1990."},{"key":"5_CR3","unstructured":"H. Van Marck, D. Stroobandt, and J. Van Campenhout, \u201cToward an Extension of Rent\u2019s Rule for Describing Local Variations in Interconnection Complexity,\u201d in Proceedings of the 4th International Conference for Young Computer Scientists, 1995, pp. 136\u2013141."},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"G. Parthasarathy, M. Marek-Sadaowska, and A. Mukherjee, \u201cInterconnect Complexity-aware FPGA Placement Using Rent\u2019s Rule,\u201d in To appear in, Proc. Intl. Workshop on System Level Interconnect Prediction (SLIP), April 2001.","DOI":"10.1145\/368640.368806"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Wei Li, \u201cRoutability Prediction for Hierarchical FPGAs,\u201d in Proc. Great Lakes Symposium on VLSI, 1999.","DOI":"10.1109\/GLSV.1999.757428"},{"key":"5_CR6","unstructured":"Abbas A. El Gamal, \u201cTwo-Dimensional Stochastic Model for Interconnections in Master Slice Integrated Circuits,\u201d IEEE Trans. CAS., Feb 1981."},{"key":"5_CR7","unstructured":"S. Brown, J. Rose, and Z.G. Vranesic, \u201cA Stochastic Model to Predict the Routability of Field Programmable Gate Arrays,\u201d IEEE Transactions on CAD, pp. 1827\u20131838, Dec 1993."},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"R.G. Wood and R.A. Rutenbar, \u201cFPGA Routing and Routability Estimation via Boolean Satisfiability,\u201d in ACM International Symposium on FPGAs FPGA98. June 1998, ACM.","DOI":"10.1145\/258305.258322"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"M. Wang and M. Sarrafzadeh, \u201cCongestion Minimization During Placement,\u201d in Proceedings of the 1999 International Symposium on Physical Design (ISPD), 1999.","DOI":"10.1145\/299996.300044"},{"key":"5_CR10","unstructured":"Sudip K. Nag and R.A. Rutenbar, \u201cPerformance-driven Simultaneous Placement and Routing for FPGAs,\u201d IEEE Transactions on CAD, June 1998."},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"S. Sastry and A.C. Parker, \u201cStochastic Models for Wireability Analysis of Gate Arrays,\u201d IEEE Trans. on CAD, Jan 1986.","DOI":"10.1109\/TCAD.1986.1270177"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Larry McMurchie and Carl Ebeling, \u201cPathFinder: A Negotiation-Based Performance-Driven Router for FPGAs,\u201d in ACM Symp. on FPGAs, FPGA95. ACM, 1995, pp. 111\u2013117.","DOI":"10.1145\/201310.201328"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"S. Brown, J. Rose, and Z.G. Vranesic, \u201cA Detailed Router for Field Programmable Gate Arrays,\u201d IEEE Transactions on CAD, May 1992.","DOI":"10.1109\/43.127623"},{"key":"5_CR14","unstructured":"G. Lemieux and S. Brown, \u201cA Detailed Router for Allocating Wire Segments in FPGAs,\u201d in ACM Physical Design Workshop, April 1993, pp. 215\u2013226."},{"key":"5_CR15","unstructured":"Parivallal Kannan, Shankar Balachandran, and Dinesh Bhatia, \u201cfGREP Results for ISCAS-89 Benchmarks,\u201d Tech. Rep., CICS, University of Texas at Dallas, 2001, http:\/\/www.eac.utdallas.edu\/pubs\/rep101.pdf ."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T11:05:15Z","timestamp":1556449515000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_5","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}