{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:11:29Z","timestamp":1758892289267},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_50","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"483-492","source":"Crossref","is-referenced-by-count":46,"title":["Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification"],"prefix":"10.1007","author":[{"given":"Timothy","family":"Wheeler","sequence":"first","affiliation":[]},{"given":"Paul","family":"Graham","sequence":"additional","affiliation":[]},{"given":"Brent","family":"Nelson","sequence":"additional","affiliation":[]},{"given":"Brad","family":"Hutchings","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"50_CR1","unstructured":"Altera Corporation, San Jose, CA. SignalTap User\u2019s Guide, 1999. 10 (revision 2) edition, November 1999."},{"key":"50_CR2","doi-asserted-by":"crossref","unstructured":"P. Bellows and B. L. Hutchings. JHDL\u2014an HDL for reconfigurable systems. In J. M. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 175\u2013184, Napa, CA, Apr. 1998.","DOI":"10.21236\/ADA450477"},{"key":"50_CR3","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for Deep-Submicron FPGAs, chapter Appendix B, page 216. The Kluwer International Series in Engineering and Computer Science. Kluwer Academic Publishers, Boston, 1999."},{"key":"50_CR4","first-page":"97","volume-title":"Design for Test for Digital IC\u2019s and Embedded Core Systems","author":"A. L. Crouch","year":"1999","unstructured":"A. L. Crouch. Design for Test for Digital IC\u2019s and Embedded Core Systems, chapter 3, page 97. Prentice Hall PTR, Upper Saddle River, NJ, 1999."},{"key":"50_CR5","unstructured":"A. DeHon. Reconfigurable Architectures for General-Purpose Computing PhD thesis, Massachusetts Institute of Technology, September 1996."},{"key":"50_CR6","unstructured":"W. H\u00f6lfich. Using the XC4000 readback capability. Application Note XAPP 015, Xilinx, XC4000, San Jose, CA, 1994."},{"key":"50_CR7","series-title":"IEE Circuits, Devices and Systems Series","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1049\/PBCS009E","volume-title":"VLSI Testing: Digital and Mixed Analogue\/Digital Techniques","author":"S. L. Hurst","year":"1998","unstructured":"S. L. Hurst. VLSI Testing: Digital and Mixed Analogue\/Digital Techniques, chapter 5, page 218. Number 9 in IEE Circuits, Devices and Systems Series. Institution of Electrical Engineers, London, 1998."},{"key":"50_CR8","doi-asserted-by":"crossref","unstructured":"B. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, and M. Rytting. A CAD suite for high-performance FPGA design. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 12\u201324, Napa, CA, April 1999. IEEE Computer Society, IEEE.","DOI":"10.21236\/ADA450475"},{"key":"50_CR9","unstructured":"Lucent Technologies, Allentown, PA. ORCA Series 4 Field-Programmable Gate Arrays, December 2000."},{"key":"50_CR10","doi-asserted-by":"crossref","unstructured":"S. Scalera, M. Falco, and B. Nelson. A reconfigurable computing architecture for microsensors. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 59\u201367, Napa, CA, April 2000. IEEE Computer Society, IEEE Computer Society Press.","DOI":"10.1109\/FPGA.2000.903393"},{"key":"50_CR11","unstructured":"M. J. S. Smith. Application Specific Integrated Circuits, chapter 14, page 764. Addison-Wesley, Reading, Mass., 1997."},{"issue":"1","key":"50_CR12","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TC.1982.1675879","volume":"C-31","author":"T. W. Williams","year":"1982","unstructured":"T. W. Williams and K. P. Parker. Design for testability-a survey. IEEE Transactions on Computers, C-31(1):2\u201315, January 1982.","journal-title":"IEEE Transactions on Computers"},{"key":"50_CR13","doi-asserted-by":"crossref","unstructured":"M. J. Wirthlin, S. Morrison, P. Graham, and B. Bray. Improving performance and efficiency of an adaptive amplification operation using configurable hardware. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 267\u2013275, Napa, CA, April 2000. IEEE Computer Society, IEEE.","DOI":"10.1109\/FPGA.2000.903414"},{"key":"50_CR14","unstructured":"Xilinx, San Jose, CA. ChipScope Software and ILA Cores User Manual, v. 1.1 edition, June 2000."},{"key":"50_CR15","unstructured":"Xilinx. Virtex FPGA series configuration and readback. Application Note XAPP138, Xilinx, San Jose, CA, October 2000."},{"key":"50_CR16","unstructured":"Xilinx. Virtex series configuration architecture user guide. Application Note XAPP151, Xilinx, San Jose, CA, February 2000."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T23:51:22Z","timestamp":1550361082000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_50","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}