{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T23:26:59Z","timestamp":1779924419609,"version":"3.53.1"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540424994","type":"print"},{"value":"9783540446873","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_51","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"493-502","source":"Crossref","is-referenced-by-count":6,"title":["FPGA-Based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits"],"prefix":"10.1007","author":[{"given":"Pierluigi","family":"Civera","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Macchiarulo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maurizio","family":"Rebaudengo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Massimo","family":"Violante","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"51_CR1","doi-asserted-by":"crossref","unstructured":"M. Nikoladis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, IEEE 17th VLSI Test Symposium, April 1999, pp. 86\u201394","DOI":"10.1109\/VTEST.1999.766651"},{"key":"51_CR2","unstructured":"R. K. Iyer and D. Tang, Experimental Analysis of Computer System Dependability, Chapter 5 of Fault-Tolerant Computer System Design, D. K. Pradhan (ed.), Prentice Hall, 1996"},{"key":"51_CR3","doi-asserted-by":"crossref","unstructured":"E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, J. Karlsson, Fault Injection into VHDL Models: theMEFISTO Tool, Proc. FTCS-24, 1994, pp. 66\u201375","DOI":"10.1007\/978-3-642-79789-7_19"},{"issue":"2","key":"51_CR4","doi-asserted-by":"publisher","first-page":"248","DOI":"10.1109\/12.364536","volume":"44","author":"G.A. Kanawati","year":"1995","unstructured":"G.A. Kanawati, N.A. Kanawati, J.A. Abraham, FERRARI: A Flexible Software-Based Fault and Error Injection System, IEEE Trans, on Computers, Vol 44, N. 2, February 1995, pp. 248\u2013260","journal-title":"IEEE Trans, on Computers"},{"key":"51_CR5","doi-asserted-by":"crossref","unstructured":"J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J.C. Fabre, J.-C. Laprie, E. Martins, D. Powell, Fault Injection for Dependability Validation: A Methodology and some Applications, IEEE Transactions on Software Engineering, Vol. 16, No. 2, February 1990","DOI":"10.1109\/32.44380"},{"issue":"8","key":"51_CR6","doi-asserted-by":"publisher","first-page":"724","DOI":"10.1109\/43.712103","volume":"17","author":"S. A. Hwang","year":"1998","unstructured":"S. A. Hwang, J. H. Hong, W. Wu, Sequential circuit fault simulation using logic emulation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume: Vol. 17, No. 8, Aug. 1998, pp. 724\u2013736","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"10","key":"51_CR7","doi-asserted-by":"publisher","first-page":"1487","DOI":"10.1109\/43.790625","volume":"18","author":"K. T. Cheng","year":"1999","unstructured":"K. T. Cheng, S. Y. Huang, W. J. Dai, Fault emulation: A new methodology for fault grading, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 10, Oct. 1999, pp. 1487\u20131495","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"51_CR8","doi-asserted-by":"crossref","unstructured":"L. Antoni, R. Leveugle, B. Feh\u00e9r, Using Run-time Reconfiguration for Fault Injection in Hardware Prototypes, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2000, pp. 405\u2013413","DOI":"10.1109\/DFTVS.2000.887181"},{"issue":"11","key":"51_CR9","doi-asserted-by":"publisher","first-page":"1248","DOI":"10.1109\/12.544481","volume":"45","author":"Hungse","year":"1996","unstructured":"Hungse, E.M. Rudnick, J.H. Patel, R.K. Iyer, G.S. Choi, A gate-level simulation environment for alpha-particle-induced transient faults, IEEE Transactions on Computers, Vol. 45, No. 11, Nov. 1996, pp. 1248\u20131256","journal-title":"IEEE Transactions on Computers"},{"key":"51_CR10","doi-asserted-by":"crossref","unstructured":"B. Parrotta, M. Rebaudengo, M. Sonza Reorda, M. Violante, New Techniques for Accelerating Fault Injection in VHDL descriptions, IOLTW2000: International On-Line Test Workshop, July 2000","DOI":"10.1109\/OLT.2000.856613"},{"key":"51_CR11","unstructured":"ADM-XRC PCI Mezzanine card User Guide Version 1.2, ALPHA DATA parallel systems ltd, http:\/\/www.alphadata.co.uk\/"},{"key":"51_CR12","doi-asserted-by":"crossref","unstructured":"F. Corno, M. Sonza Reorda, G. Squillero, RT-Level ITC 99 Benchmark and First ATPG Results, IEEE Design & Test of Computers, July-August 2000","DOI":"10.1109\/54.867894"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_51","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:26:42Z","timestamp":1737052002000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_51"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_51","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2001]]}}}