{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:21:18Z","timestamp":1737091278554,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"license":[{"start":{"date-parts":[[2001,1,1]],"date-time":"2001-01-01T00:00:00Z","timestamp":978307200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_56","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"544-554","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Parameterized Function Evaluation for FPGAs"],"prefix":"10.1007","author":[{"given":"Oskar","family":"Mencer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Boullis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henry","family":"Styles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"56_CR1","unstructured":"H.M. Ahmed, Signal Processing Algorithms and Architectures, PhD Thesis, E.E. Department, Stanford University, June 1982."},{"key":"56_CR2","doi-asserted-by":"crossref","unstructured":"R. Andraka, \u201cA Survey of CORDIC Algorithms for FPGAs,\u201d Proc. ACM\/SIGDA Int. symp. Field Programmable Gate Arrays, ACM Press, pp. 191\u2013200, 1998.","DOI":"10.1145\/275107.275139"},{"key":"56_CR3","series-title":"MIM Internship Report","volume-title":"Designing Arithmetic Units for Adaptive Computing with PAM-Blox","author":"N. Boullis","year":"2000","unstructured":"N. Boullis, Designing Arithmetic Units for Adaptive Computing with PAM-Blox, MIM Internship Report, ENS-Lyon, France, Sept. 2000."},{"key":"56_CR4","doi-asserted-by":"crossref","unstructured":"C. Ebeling, D.C. Cronquist, P. Franklin, J. Secosky and S.G. Berg, \u201cMapping Applications to the RaPiD Configurable Architecture,\u201d Proc. IEEE Symp. on FPGAs for Custom Computing Machines, Computer Society Press, pp. 106\u2013115, 1997.","DOI":"10.1109\/FPGA.1997.624610"},{"key":"56_CR5","doi-asserted-by":"crossref","unstructured":"R. Laufer, R.R. Taylor and H. Schmit, \u201cPCI-PipeRench and SWORD API: A System for Stream-based Reconfigurable Computing,\u201d Proc. IEEE Symp. on FPGAs for Custom Computing Machines, IEEE Computer Society Press, pp. 200\u2013208, 1999.","DOI":"10.1109\/FPGA.1999.803682"},{"key":"56_CR6","unstructured":"O. Mencer, Rational Arithmetic Units in Computer Systems, PhD Thesis (with M.J. Flynn), E.E. Dept., Stanford University, Jan. 2000."},{"key":"56_CR7","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1007\/3-540-44614-1_64","volume-title":"Field-Programmable Logic and Applications","author":"O. Mencer","year":"2000","unstructured":"O. Mencer, H. Huebert, M. Morf and M.J. Flynn, \u201cStReAm: Object-Oriented Programming of Stream Architectures using PAM-Blox\u201d, Field-Programmable Logic and Applications, LNCS 1896, Springer, pp. 595\u2013604, 2000."},{"key":"56_CR8","doi-asserted-by":"crossref","unstructured":"O. Mencer, M. Morf and M.J. Flynn, \u201cPAM-Blox: High Performance FPGA Design for Adaptive Computing,\u201d Proc. IEEE Symp. on FPGAs for Custom Computing Machines, IEEE Computer Society Press, pp. 167\u2013174, 1998.","DOI":"10.1109\/FPGA.1998.707894"},{"issue":"2-3","key":"56_CR9","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1023\/A:1008145506415","volume":"24","author":"O. Mencer","year":"2000","unstructured":"O. Mencer, L. S\u00e9m\u00e9ria, M. Morf and J.M. Delosme, \u201cApplication of Reconfigurable CORDIC Architectures,\u201d Journal of VLSI Signal Processing, Vol. 24, No. 2-3, pp. 211\u2013221, March 2000.","journal-title":"Journal of VLSI Signal Processing"},{"key":"56_CR10","doi-asserted-by":"crossref","unstructured":"J.M. Muller, Elementary Functions, Algorithms and Implementation, Birkhaeuser, Boston, 1997.","DOI":"10.1007\/978-1-4757-2646-6"},{"key":"56_CR11","doi-asserted-by":"crossref","unstructured":"S. Rixner et al., \u201cA Bandwidth-Efficient Architecture for Media Processing,\u201d Proc. ACM\/IEEE Int\u2019l Symposium on Microarchitecture, IEEE Computer Society Press, pp. 3\u201313, 1998.","DOI":"10.1109\/MICRO.1998.742118"},{"issue":"8","key":"56_CR12","doi-asserted-by":"publisher","first-page":"842","DOI":"10.1109\/12.795125","volume":"48","author":"M.J. Schulte","year":"1999","unstructured":"M.J. Schulte and J.E. Stine, \u201cApproximating Elementary Functions with Symmetric Bipartite Tables\u201d, IEEE Trans. Comput., Vol. 48, No. 8, pp. 842\u2013847, August 1999.","journal-title":"IEEE Trans. Comput."},{"key":"56_CR13","doi-asserted-by":"crossref","unstructured":"P.T.P. Tang, \u201cTable Lookup Algorithms for Elementary Functions and Their Error Analysis,\u201d Proc. 10th IEEE Symp. Computer Arithmetic, IEEE Press, pp. 232\u2013236, 1991.","DOI":"10.1109\/ARITH.1991.145565"},{"key":"56_CR14","doi-asserted-by":"crossref","unstructured":"J.E. Volder, \u201cThe CORDIC Trigonometric Computing Technique,\u201d IRE Trans. on Electronic Computers, Vol. EC-8, No. 3, Sept. 1959.","DOI":"10.1109\/TEC.1959.5222693"},{"issue":"2","key":"56_CR15","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/43.908452","volume":"20","author":"M. Weinhardt","year":"2001","unstructured":"M. Weinhardt and W. Luk, \u201cPipeline Vectorization,\u201d IEEE Trans. Comput. Aided Design, Vol. 20, No. 2, pp. 234\u2013248, February 2001.","journal-title":"IEEE Trans. Comput. Aided Design"},{"key":"56_CR16","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1109\/12.272429","volume":"43","author":"W.F. Wong","year":"1994","unstructured":"W.F. Wong and E. Goto, \u201cFast Hardware-Based Algorithms for Elementary Function Computations Using Rectangular Multipliers,\u201d IEEE Trans. Comput., Vol. 43, pp. 278\u2013294, March 1994.","journal-title":"IEEE Trans. Comput."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_56","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:26:43Z","timestamp":1737052003000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_56"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_56","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]},"assertion":[{"value":"17 August 2001","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}