{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T12:47:57Z","timestamp":1762865277518},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_57","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"555-564","source":"Crossref","is-referenced-by-count":7,"title":["Efficient Constant Coefficient Multiplication Using Advanced FPGA Architectures"],"prefix":"10.1007","author":[{"given":"Michael J.","family":"Wirthlin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"McMurtrey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"57_CR1","unstructured":"Ken Chapman, \u201cConstant coefficient multipliers for the XC4000E,\u201d Tech. Rep. XAPP 054, Xilinx Corporation, December 11 1996, Version 1.1."},{"key":"57_CR2","unstructured":"Kenneth David Chapman, \u201cFast integer multipliers fit in FPGA\u2019s,\u201d EDN, pp. 79\u201380, May 12 1994."},{"key":"57_CR3","unstructured":"Florent de Dinchin and Vincent Lef\u00e8vre, \u201cConstant multipliers for FPGAs,\u201d in Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, H.R. Arabnia, Ed. June 2000, vol. I, pp. 167\u2013173, CSREA Press."},{"key":"57_CR4","doi-asserted-by":"crossref","unstructured":"Tim Courtney, Richard Turner, and Roger Woods, \u201cMultiplexer based reconfiguration for Virtex multipliers,\u201d in Field-Programmable Logic and Applications. Proceedings of the 9th International Workshop, FPL 2000, 2000, pp. 749\u2013758.","DOI":"10.1007\/3-540-44614-1_79"},{"key":"57_CR5","unstructured":"Xilinx Corporation, Virtex-II 1.5V Field-Programmable Gate Arrays, January 2001, DS031-2 (v1.3)."},{"key":"57_CR6","doi-asserted-by":"crossref","unstructured":"B. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, and M. Rytting, \u201cA cad suite for high-performance fpga design,\u201d in Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, K. L. Pocek and J. M. Arnold, Eds., Napa, CA, April 1999, IEEE Computer Society, pp. 12\u201324, IEEE.","DOI":"10.21236\/ADA450475"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_57","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T11:05:06Z","timestamp":1556449506000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_57"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_57","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}