{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:21:17Z","timestamp":1737091277995,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_58","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"565-573","source":"Crossref","is-referenced-by-count":2,"title":["A Digit-Serial Structure for Reconfigurable Multipliers"],"prefix":"10.1007","author":[{"given":"Chakkapas","family":"Visavakul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"58_CR1","doi-asserted-by":"crossref","unstructured":"Simon D. Haynes and Peter Y. K. Cheung, \u201cA Reconfigurable Multiplier Array For Video Image Processing Tasks, Suitable For Embedding In An FPGA Structure\u201d, in Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, pp. 226\u2013234, 1998.","DOI":"10.1109\/FPGA.1998.707900"},{"key":"58_CR2","unstructured":"A. Greiner and F. P\u00eacheux, \u201cALLIANCE: A complete set of CAD tools for teaching VLSI design\u201d, 3rd Eurochip Workshop on VLSI Design Training, Grenoble, pp. 230\u2013237, 1992."},{"key":"58_CR3","doi-asserted-by":"crossref","unstructured":"Yun-Nan Chang, Janardhan H. Satyanarayanan, Keshap K. Parhi, \u201cSystematic Design of High-Speed and Low-Power Digit-Serial Multipliers\u201d, IEEE Trans. Circuits and Systems-II Analog and Digital Signal Processing, vol. 45, no. 12, December 1998.","DOI":"10.1109\/82.746672"},{"issue":"1-2","key":"58_CR4","doi-asserted-by":"publisher","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"C-22","author":"A.R. Baugh","year":"1973","unstructured":"A.R. Baugh and B.A. Wooley, \u201cA two\u2019s complement parallel array multiplication algorithm\u201d, IEEE Trans. Comput., C-22,(1-2), pp. 1045\u20131047, 1973.","journal-title":"IEEE Trans. Comput."},{"key":"58_CR5","doi-asserted-by":"crossref","unstructured":"S.D. Haynes, A.B. Ferrari, P.Y.K. Cheung, \u201cAlgorithms and Structures for Reconfigurable Multiplication Units\u201d, The XI Brazilian Symposium on Integrated Circuit Design, October 1998.","DOI":"10.1109\/SBCCI.1998.715402"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_58","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:26:44Z","timestamp":1737052004000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_58"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_58","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}