{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T22:38:10Z","timestamp":1776465490944,"version":"3.51.2"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540424994","type":"print"},{"value":"9783540446873","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_6","type":"book-chapter","created":{"date-parts":[[2007,5,26]],"date-time":"2007-05-26T20:46:00Z","timestamp":1180212360000},"page":"48-58","source":"Crossref","is-referenced-by-count":4,"title":["Macrocell Architectures for Product Term Embedded Memory Arrays"],"prefix":"10.1007","author":[{"given":"Ernie","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"6_CR1","unstructured":"Xilinx, Inc., XC4000E and XC4000X Field Programmable Gate Arrays Datasheet, ver. 1.6, May 1999."},{"key":"6_CR2","unstructured":"Altera Corp., APEX20K Programmable Logic Device Family Datasheet, ver. 3.3, Jan. 2001."},{"key":"6_CR3","unstructured":"Xilinx, Inc., Virtex-E 1.8V Field-Programmable Gate Arrays Datasheet, ver. 1.3, Feb. 2000."},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Ngai, T., Rose, J., and Wilton, S. J. E., \u201cAn SRAM Programmable Field-Configurable Memory,\u201d in Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, pp. 499\u2013502, May 1995.","DOI":"10.1109\/CICC.1995.518232"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Wilton, S. J. E., \u201cSMAP: Heterogeneous Technology Mapping for Area Reduction in FPGAs with Embedded Memory Arrays\u201d, in Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Feb. 1998.","DOI":"10.1145\/275107.275137"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Cong, J. and Xu, S., \u201cTechnology Mapping for FPGAs with Embedded Memory Blocks\u201d, in Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Feb. 1998.","DOI":"10.1145\/275107.275138"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Heile, F. and Leaver, A., \u201cHybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks\u201d, in Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 13\u201316, Feb. 1999.","DOI":"10.1145\/296399.296415"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Anderson, J. H. and Brown, S. D., \u201cTechnology Mapping for Large Complex PLDs\u201d, in Proceedings of the 35th ACM\/IEEE Design Automation Conference, pp. 698\u2013703, 1998.","DOI":"10.1145\/277044.277220"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Cong, J., Huang, H., and Yuan, X., \u201cTechnology Mapping for k\/m-Macrocell Based FPGAs\u201d, in Proceedings of the ACM\/SIGDA International Symposium on Fireld-Programmable Gate Arrays, pp 51\u201359, Feb. 2000.","DOI":"10.1145\/329166.329179"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Krishnamoorthy, S., Swaminathan, S., and Tessier, R., \u201cArea-Optimized Technology Mapping for Hybrid FPGAs,\u201d in Proceedings of the International Conference on Field Programmable Logic and Applications, August 2000.","DOI":"10.1007\/3-540-44614-1_21"},{"key":"6_CR11","unstructured":"Heile, F., \u201cProgrammable Logic Array Device with Random Access Memory Configurable as Product Terms,\u201d U.S. Patent No. 6020759, Feb. 2000."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T18:29:31Z","timestamp":1550341771000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_6","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2001]]}}}