{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:09:38Z","timestamp":1725484178444},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_60","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"584-589","source":"Crossref","is-referenced-by-count":3,"title":["Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically Reconfigurable Array Architectures"],"prefix":"10.1007","author":[{"given":"J\u00fcrgen","family":"Becker","sequence":"first","affiliation":[]},{"given":"Nicolas","family":"Liebau","sequence":"additional","affiliation":[]},{"given":"Thilo","family":"Pionteck","sequence":"additional","affiliation":[]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"60_CR1","unstructured":"\u201cASIC Sstem-on-a-Chip\u201d, Integrated Circuit Engineering (ICE), http:\/\/www.ice-corp.com"},{"key":"60_CR2","unstructured":"M. Glesner, J. Becker, T. Pionteck: Future Research, Application and Education Perspectives of Complex Systems-on-Chip (Sot); in: Proc. of Baltic Electronic Conference (BEC 2000), October 2000, Tallinn, Estonia"},{"key":"60_CR3","doi-asserted-by":"crossref","unstructured":"P. Athanas, A. Abbot: Real-Time Image Processing on a Custom Computing Platform, IEEEComputer, vol. 28, no. 2, Feb. 1995.","DOI":"10.1109\/2.347995"},{"key":"60_CR4","unstructured":"R. W. Hartenstein, J. Becker et al.: A Novel Machine Paradigm to Accelerate Scientific Computing; Special issue on Scientific Computing of Computer Science and Informatics Journal, Computer Society of India, 1996."},{"key":"60_CR5","doi-asserted-by":"crossref","unstructured":"J. Rabaey, \u201cReconfigurable Processing: The Solution to Low-Power Programmable DSP\u201d, Proceedings ICASSP 1997, Munich, pp., April 1997.","DOI":"10.1109\/ICASSP.1997.599622"},{"key":"60_CR6","doi-asserted-by":"crossref","unstructured":"J. Becker, et aL: DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communication Applications; in: 10th Int\u2019l. Conf. on Field Programmable Logic and Applications, Villach, \u00d6sterreich","DOI":"10.1007\/3-540-44614-1_34"},{"key":"60_CR7","unstructured":"J. Becker, M. Glesner: IP-based Application Mapping Techniques for Dynamically Reconfigurable Hardware Architectures; Proc. Int\u2019l. WS on Eng. of Reconf. HW\/SW Objects (ENREGLE\u2019OO), June 2000, Las Vegas, USA."},{"key":"60_CR8","doi-asserted-by":"crossref","unstructured":"Y. Zorian, R. K. Gupta: Design and Test of Core-Based Systems on Chips; in IEDesign & Test of Computers, pp. 14\u201325, Oct.\u2013Dec. 1997.","DOI":"10.1109\/54.632880"},{"key":"60_CR9","unstructured":"Xilinx Corp.: http:\/\/www.xilinx.com\/products\/virtex.htm ."},{"key":"60_CR10","unstructured":"Altera Corp.: http:\/\/www.altera.com"},{"key":"60_CR11","unstructured":"Triscend Inc.: http:\/\/www.triscend.com"},{"key":"60_CR12","unstructured":"LucentWeb] http:\/\/www.lucentcom\/micro\/fpga\/"},{"key":"60_CR13","unstructured":"Hitachi Semiconductor: http:\/\/semiconductor.hitachi.com\/news\/triscend.html"},{"key":"60_CR14","unstructured":"Peter Jung, Joerg Plechinger., \u201cM-GOLD: a multimode basband platform for future mobile terminals\u201d, CTMC\u201999, IEInternational Conference on Communications, Vancouver, June 1999."},{"key":"60_CR15","unstructured":"Jan M. Rabaey: System Design at Universities: Experiences and Challenges;IEComputer Society International Conference on Microelectronic Systems Education (MSE\u201999), July 19-21, Arlington VA, USA"},{"key":"60_CR16","unstructured":"Pleiades Group: http:\/\/bwrc.eecs.berkeley.edu\/Research\/Configurable_Architectures\/"},{"key":"60_CR17","doi-asserted-by":"crossref","unstructured":"S. Copen Goldstein, H. Schmit, et al:\u201cPipeRench: a Coprocessor for Streaming Multimedia Acceleration\u201d in lSCA 1999. http:\/\/www.ece.cmu.edu\/research\/piperench\/","DOI":"10.1145\/307338.300982"},{"key":"60_CR18","unstructured":"MIT Reinventing Computing: http:\/\/www.ai.mit.edu\/projects\/transitdpga_prototype_documents.html"},{"key":"60_CR19","volume-title":"Iterative Computer Algorithms with Applications in Engineering","author":"S. M. Sait","year":"1999","unstructured":"S. M. Sait, H. Youssef: Iterative Computer Algorithms with Applications in Engineering, IECS Press, USA, 1999"},{"key":"60_CR20","doi-asserted-by":"crossref","unstructured":"T. Lengauer: Combinatorical Algorithms for Integrated Circuit Layout, Wiley-Teibner, 1990","DOI":"10.1007\/978-3-322-92106-2_3"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_60","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,12]],"date-time":"2023-05-12T01:27:50Z","timestamp":1683854870000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_60","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}