{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:21:18Z","timestamp":1737091278475,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_66","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"618-622","source":"Crossref","is-referenced-by-count":0,"title":["Arithmetic Operation Oriented Reconfigurable Chip: RHW"],"prefix":"10.1007","author":[{"given":"Tsukasa","family":"Yamauchi","sequence":"first","affiliation":[]},{"given":"Shogo","family":"Nakaya","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Inuo","sequence":"additional","affiliation":[]},{"given":"Nobuki","family":"Kajihara","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"66_CR1","doi-asserted-by":"crossref","unstructured":"Yamauchi, T., et al.,\u2019 Mapping Algorithms for a Multi-Bit Data Path Processing Reconfigurable Chip RHW\u2019, IEEE Workshop on FPGAs for Custom Computing Machines (FCCM\u201900), pp. 281\u2013282, April (2000)","DOI":"10.1109\/FPGA.2000.903921"},{"key":"66_CR2","doi-asserted-by":"crossref","unstructured":"Wakabayashi, K. and Tanaka, H.,\u2019 Global Scheduling Independent of Control Dependencies Based on Condition Vectors\u2019, 29th DAC, pp. 112\u2013115 (1992)","DOI":"10.1109\/DAC.1992.227852"},{"key":"66_CR3","doi-asserted-by":"crossref","unstructured":"Yamauchi, T., et al.,\u2019 SOP: A Reconfigurable Massively Parallel System and Its Control-Data-Flow based Compiling Method\u2019, IEEE Workshop on FPGAs for Custom Computing Machines (FCCM-96), pp. 148\u2013156, April (1996)","DOI":"10.1109\/FPGA.1996.564793"},{"key":"66_CR4","doi-asserted-by":"crossref","unstructured":"Goldstein, S.C., et al.,\u2019 PipeRench: A Reconfigurable Architecture and Compiler\u2019, Computer, April, pp. 70\u201377 (2000)","DOI":"10.1109\/2.839324"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_66","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:26:23Z","timestamp":1737051983000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_66"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_66","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}