{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:09:11Z","timestamp":1725484151066},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"license":[{"start":{"date-parts":[[2001,1,1]],"date-time":"2001-01-01T00:00:00Z","timestamp":978307200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_68","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"628-632","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Building Asynchronous Circuits with JBits"],"prefix":"10.1007","author":[{"given":"Eric","family":"Keller","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"68_CR1","doi-asserted-by":"crossref","unstructured":"E. Keller, \u201cJRoute: A Run-Time Routing API for FPGA Hardware,\u201d Proc. RAW2000, pp 874\u2013881.","DOI":"10.1007\/3-540-45591-4_121"},{"key":"68_CR2","unstructured":"K. Fant, R. Stephani, R. Smith, and R. Jorgenson. \u201cThe Orphan in 2 value NULL Convention Logic,\u201d Technical document, \n                    http:\/\/www.theseus.com\/PDF\/orphpaper.pdf\n                    \n                  ."},{"key":"68_CR3","unstructured":"K. Fant and S. Brandt, \u201cNULL Convention Logic,\u201d Technical document, \n                    http:\/\/www.theseus.com\/PDF\/nclpaper.pdf\n                    \n                  ."},{"key":"68_CR4","unstructured":"R. Payne, \u201cSelf-Timed FPGA Systems,\u201d Proc. FPL95."},{"key":"68_CR5","unstructured":"A. Martin et al, \u201cThe design of an asynchronous MIPS R3000 microprocessor,\u201d Advanced Research in VLSI, September 1997."},{"issue":"6","key":"68_CR6","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"I. Sutherland","year":"1989","unstructured":"I. Sutherland, \u201cMicropipelines,\u201d CACM, 32(6):720\u2013738, June 1989.","journal-title":"Micropipelines,\u201d CACM"},{"key":"68_CR7","unstructured":"H. van Gageldonk et al, \u201cAn asynchronous low-power 80C51 microcontroller,\u201d IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems, April 1998."},{"key":"68_CR8","volume-title":"Asynchronous Switching Circuits","author":"S. Unger","year":"1969","unstructured":"S. Unger, Asynchronous Switching Circuits, New York, NY: Wiley-Interscience 1969."},{"issue":"4","key":"68_CR9","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1007\/BF01660032","volume":"1","author":"J. Udding","year":"1986","unstructured":"J. Udding, \u201cA Formal Model for Defining and Classifying Delay-Insensitive Circuits and Systems,\u201d Distributed Computing, vol 1, no. 4, pp 197\u2013204, 1986.","journal-title":"Distributed Computing"},{"key":"68_CR10","unstructured":"E. Brunvand, \u201cImplementing Self-Timed Systems with FPGAs,\u201d Proc. FPL91."},{"key":"68_CR11","unstructured":"S. Hauck, G. Borriello, S. Burns and C. Ebeling, \u201cMontage: An FPGA for Synchronous and Asynchronous Circuits\u201d, Proc. FPL92."},{"key":"68_CR12","volume-title":"M.Sc. thesis (IDE 511)","author":"H. Hulgaard","year":"1990","unstructured":"H. Hulgaard and P. Christensen, \u201cAutomated Synthesis of Delay Insensitive Circuits,\u201d M.Sc. thesis (IDE 511), Dept. of Computer Science, Tec. University of Denmark, Lyngby, 1990."},{"key":"68_CR13","unstructured":"C. Althouse, Technical Document, \n                    http:\/\/www.xilinx.com\/xilinxonline\/jbitsappexam.htm"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_68","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:41:00Z","timestamp":1558273260000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_68"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_68","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]},"assertion":[{"value":"17 August 2001","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}