{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T09:30:34Z","timestamp":1747906234354,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540425212"},{"type":"electronic","value":"9783540447092"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44709-1_28","type":"book-chapter","created":{"date-parts":[[2007,8,11]],"date-time":"2007-08-11T14:04:18Z","timestamp":1186841058000},"page":"333-347","source":"Crossref","is-referenced-by-count":15,"title":["Tradeoffs in Parallel and Serial Implementations of the International Data Encryption Algorithm IDEA"],"prefix":"10.1007","author":[{"given":"O. Y. H.","family":"Cheung","sequence":"first","affiliation":[]},{"given":"K. H.","family":"Tsoi","sequence":"additional","affiliation":[]},{"given":"P. H. W.","family":"Leong","sequence":"additional","affiliation":[]},{"given":"M. P.","family":"Leong","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,20]]},"reference":[{"key":"28_CR1","unstructured":"Annapolis Micro Systems, Inc. Wildcard Reference Manual, 1999. Revision 1.1."},{"key":"28_CR2","unstructured":"Ascom. IDEACrypt Coprocessor Data Sheet, 1999. ( http:\/\/www.ascom.ch\/infosec\/downloads\/IDEACrypt_Coprocessor.pdf )."},{"key":"28_CR3","unstructured":"Ascom. IDEACrypt Kernel Data Sheet, 1999. ( http:\/\/www.ascom.ch\/infosec\/downloads\/IDEACrypt_Kernel.pdf )."},{"key":"28_CR4","doi-asserted-by":"crossref","unstructured":"H. Bonnenberg, A. Curiger, N. Felber, H. Kaeslin, and X. Lai. VLSI implementation of a new block cipher. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computer and Processors, pages 501\u2013513, 1991.","DOI":"10.1109\/ICCD.1991.139960"},{"key":"28_CR5","unstructured":"J. Borst. Differential-linear cryptanalysis of IDEA. ESAT-COSIC Technical Report 96-2, Department of Electrical Engineering, Katholieke Universiteit Leuven, February 1997."},{"key":"28_CR6","unstructured":"C. Carmichael. Virtex FPGA Series Configuration and Readback. Xilinx, Inc., September 1999. Application Note XAPP152, Version 1.2."},{"key":"28_CR7","doi-asserted-by":"crossref","unstructured":"A. Curiger, H. Bonnenberg, R. Zimmerman, N. Felber, H. Kaeslin, and W. Fichtner. VINCI: VLSI implementation of the new secret-key block cipher IDEA. In Proceedings of the IEEE Custom Integrated Circuits Conference, pages 15.5.1\u201315.5.4, 1993.","DOI":"10.1109\/CICC.1993.590722"},{"issue":"7","key":"28_CR8","doi-asserted-by":"crossref","first-page":"990","DOI":"10.1109\/4.92018","volume":"26","author":"A. V. Curiger","year":"1991","unstructured":"A. V. Curiger, H. Bonnenberg, and H. Kaeslin. Regular VLSI architectures for multiplication modulo 2n + 1. IEEE Journal of Solid-State Circuits, 26(7):990\u2013994, July 1991.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"28_CR9","unstructured":"Electronic Frontier Foundation. DES challenge III broken in record 22 hours, January 1999. ( http:\/\/www.eff.org\/pub\/Privacy\/Crypto_misc\/DESCracker\/HTML\/19990119deschallenge3.html )."},{"key":"28_CR10","unstructured":"M. George and P. Alfke. Linear Feedback Shift Registers in Virtex Devices. Xilinx, Inc., August 1999. Application Note XAPP210, Version 1.0."},{"issue":"4","key":"28_CR11","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"S. C. Goldstein","year":"2000","unstructured":"S. C. Goldstein, H. Schmit, M. Budiu, M. Moe, and R. R. Taylor. PipeRench: A reconfigurable architecture and compiler. Computer, 33(4):70\u201377, April 2000.","journal-title":"Computer"},{"key":"28_CR12","doi-asserted-by":"crossref","unstructured":"R. Hartley and K. K. Parhi. Digit-Serial Computation. Kluwer Academic Publishers, 1995.","DOI":"10.1007\/978-1-4615-2327-7"},{"key":"28_CR13","unstructured":"M. Hellman and S. Langford. Differential-linear cryptanalysis. In Advances in Cryptology, Proceedings of Eurocrypt 1994, pages 26\u201336, 1994."},{"key":"28_CR14","unstructured":"S. Kelem. Virtex Configuration Architecture Advanced Users\u2019 Guide. Xilinx, Inc., September 1999. Application Note XAPP151, Version 1.2."},{"key":"28_CR15","doi-asserted-by":"crossref","unstructured":"L. R. Knudsen. Truncated and higher order differentials. In Proceedings of the Second International Workshop on Fast Software Encryption, pages 196\u2013211, 1995.","DOI":"10.1007\/3-540-60590-8_16"},{"key":"28_CR16","doi-asserted-by":"crossref","unstructured":"X. Lai and J. Massay. A proposal for a new block encryption standard. In Advances in Cryptology, Proceedings of Eurocrypt 1990, pages 389\u2013404, 1990.","DOI":"10.1007\/3-540-46877-3_35"},{"key":"28_CR17","doi-asserted-by":"crossref","unstructured":"X. Lai, J. Massay, and S. Murphy. Markov ciphers and differential cryptanalysis. In Advances in Cryptology, Proceedings of Eurocrypt 1991, pages 17\u201338, 1991.","DOI":"10.1007\/3-540-46416-6_2"},{"key":"28_CR18","doi-asserted-by":"crossref","unstructured":"M. P. Leong, O. Y. H. Cheung, K. H. Tsoi, and P. H. W. Leong. A bit-serial implementation of the international data encryption algorithm (IDEA). In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 122\u2013131, April 2000.","DOI":"10.1109\/FPGA.2000.903399"},{"key":"28_CR19","unstructured":"P. H. W. Leong, M. P. Leong, O. Y. H. Cheung, T. Tung, C. M. Kwok, M. Y. Wong, and K. H. Lee. Pilchard-a reconfigurable computing platform with memory slot interface. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (to appear), April 2001."},{"key":"28_CR20","unstructured":"Helger Lipmaa. Idea: A cipher for multimedia architectures? In Selected Areas in Cryptography\u2019 98, pages 253\u2013268, August 1998."},{"key":"28_CR21","doi-asserted-by":"crossref","first-page":"418","DOI":"10.1109\/TCOM.1976.1093315","volume":"12","author":"R.F. Lyon","year":"1976","unstructured":"R.F. Lyon. Two\u2019s complement pipeline multipliers. IEEE Transactions on Communications, 12:418\u2013425, April 1976.","journal-title":"IEEE Transactions on Communications"},{"key":"28_CR22","volume-title":"Diploma thesis","author":"C. Meier","year":"1991","unstructured":"C. Meier and R. Zimmerman. A multiplier modulo (2n + 1). Diploma thesis, Institut f\u00fcr Integrierte Systeme, ETH, Z\u00fcrich, Switzerland, February 1991."},{"key":"28_CR23","doi-asserted-by":"crossref","unstructured":"O. Mencer, M. Morf, and M. J. Flynn. Hardware software tri-design of encryption for mobile communication units. In Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing, volume 5, pages 3045\u20133048, May 1998.","DOI":"10.1109\/ICASSP.1998.678168"},{"key":"28_CR24","doi-asserted-by":"crossref","unstructured":"C. Patterson. High performance DES encryption in Virtex FPGAs using JBits. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 113\u2013121, April 2000.","DOI":"10.1109\/FPGA.2000.903398"},{"key":"28_CR25","doi-asserted-by":"crossref","unstructured":"S. L. C. Salomao, V. C. Alves, and E. M. C. Filho. HiPCrypto: A high-performance VLSI cryptographic chip. In Proceedings of the Eleventh Annual IEEE ASIC Conference, pages 7\u201311, 1998.","DOI":"10.1109\/ASIC.1998.722785"},{"key":"28_CR26","unstructured":"B. Schneider. Applied Cryptography. John Wiley & Sons, second edition, 1996."},{"key":"28_CR27","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/ISCAS.1995.521534","volume":"1","author":"S. Wolter","year":"1995","unstructured":"S. Wolter, H. Matz, A. Schubert, and R. Laur. On the VLSI implementation of the international data encryption algorithm IDEA. In Proceedings of the IEEE International Symposium on Circuits and Systems, volume 1, pages 397\u2013400, 1995.","journal-title":"Proceedings of the IEEE International Symposium on Circuits and Systems"},{"key":"28_CR28","unstructured":"Xilinx. The Programmable Logic Data Book, 2000."},{"key":"28_CR29","unstructured":"Xilinx, Inc. Xilinx Libraries Guide, 1999."},{"key":"28_CR30","unstructured":"Xilinx, Inc. Xilinx Coregen Reference Guide, 2000. Version 3.1i."},{"issue":"3","key":"28_CR31","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1109\/4.278352","volume":"29","author":"R. Zimmermann","year":"1994","unstructured":"R. Zimmermann, A. Curiger, H. Bonnenberg, H. Kaeslin, N. Felber, and W. Fichtner. A 177Mb\/sec VLSI implementation of the international data encryption algorithm. IEEE Journal of Solid-State Circuits, 29(3):303\u2013307, March 1994.","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2014 CHES 2001"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44709-1_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T08:24:39Z","timestamp":1737361479000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44709-1_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540425212","9783540447092"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/3-540-44709-1_28","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}