{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:57:15Z","timestamp":1725487035908},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540425229"},{"type":"electronic","value":"9783540447436"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44743-1_5","type":"book-chapter","created":{"date-parts":[[2007,6,29]],"date-time":"2007-06-29T06:23:38Z","timestamp":1183098218000},"page":"51-65","source":"Crossref","is-referenced-by-count":14,"title":["Design Space Exploration for Massively Parallel Processor Arrays"],"prefix":"10.1007","author":[{"given":"Frank","family":"Hannig","sequence":"first","affiliation":[]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,24]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Philippe Clauss. Counting Solutions to Linear and Nonlinear Constraints through Ehrhart polynomials: Applications to Analyse and Transform Scientific Programs. In Tenth ACM International Conference on Supercomputing, Philadelphia, Pennsylvania, May 1996.","DOI":"10.1145\/237578.237617"},{"issue":"2","key":"5_CR2","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1023\/A:1008069920230","volume":"19","author":"Philippe Clauss and Vincent Loechner. Parametric Analysis of Polyhedral Iteration Spaces","year":"1998","unstructured":"Philippe Clauss and Vincent Loechner. Parametric Analysis of Polyhedral Iteration Spaces. Journal of VLSI Signal Processing, 19(2):179\u2013194, July 1998.","journal-title":"Journal of VLSI Signal Processing"},{"issue":"3\u20134","key":"5_CR3","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1016\/S0141-9331(98)00074-X","volume":"22","author":"D. Fimmel","year":"1998","unstructured":"Dirk Fimmel and Renate Merker. Determination of Processor Allocation in the Design of Processor Arrays. Microprocessors and Microsystems, 22(3\u20134):149\u2013155, 1998.","journal-title":"Microprocessors and Microsystems"},{"key":"5_CR4","unstructured":"Bart Kienhuis, Edwin Rijpkema, Ed F. Deprettere, and Paul Lieverse. High Level Modeling for Parallel Executions of Nested Loop Algorithms. In IEEE International Conference on Application-specific Systems, Architectures and Processors, pages 79\u201391, Boston, Massachusetts, 2000."},{"key":"5_CR5","unstructured":"Robert H. Kuhn. Transforming Algorithms for Single-Stage and VLSI Architectures. In Workshop on Interconnection Networks for Parallel and Distributed Processing, pages 11\u201319, West Layfaette, IN, April 1980."},{"key":"5_CR6","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1007\/3-540-57208-2_28","volume-title":"CONCUR\u201993","author":"C. Lengauer","year":"1993","unstructured":"Christian Lengauer. Loop Parallelization in the Polytope Model. In Eike Best, editor, CONCUR\u201993, Lecture Notes in Computer Science 715, pages 398\u2013416. Springer-Verlag, 1993."},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Dan I. Moldovan. On the Design of Algorithms for VLSI Systolic Arrays. In Proceedings of the IEEE, volume 71, pages 113\u2013120, January 1983.","DOI":"10.1109\/PROC.1983.12532"},{"key":"5_CR8","volume-title":"Field Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems","author":"J. V. Oldfield","year":"1995","unstructured":"John V. Oldfield and Richard C. Dorf. Field Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems. John Wiley & Sons, Chichester, New York, 1995."},{"key":"5_CR9","volume-title":"Cours d\u2019Economie Politique","author":"V. Pareto","year":"1896","unstructured":"Vilfredo Pareto. Cours d\u2019Economie Politique, volume 1. F. Rouge & Cie., Lausanne, Switzerland, 1896."},{"key":"5_CR10","unstructured":"S. K. Rao. Regular Iterative Algorithms and their Implementations on Processor Arrays. PhD thesis, Stanford University, 1985."},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Robert Schreiber, Shail Aditya, B. Ramakrishna Rau, Vinod Kathail, Scott Mahlke, Santosh Abraham, and Greg Snider. High-Level Synthesis of Nonprogrammable Hardware Accelerators. In IEEE International Conference on Application-specific Systems, Architectures and Processors, pages 113\u2013124, Boston, Massachusetts, 2000.","DOI":"10.1109\/ASAP.2000.862383"},{"key":"5_CR12","volume-title":"PhD thesis","author":"J. Teich","year":"1993","unstructured":"J\u00fcrgen Teich. A Compiler for Application-Specific Processor Arrays. PhD thesis, Institut f\u00fcr Mikroelektronik, Universit\u00e4t des Saarlandes, Saarbr\u00fccken, Germany, 1993."},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"J\u00fcrgen Teich, Lothar Thiele, and Li Zhang. Scheduling of Partitioned Regular Algorithms on Processor Arrays with Constrained Resources. Journal of VLSI Signal Processing, 17(1):5\u201320, September 1997.","DOI":"10.1023\/A:1007935215591"},{"key":"5_CR14","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1007\/BF02120034","volume":"10","author":"L. Thiele","year":"1995","unstructured":"Lothar Thiele. Resource Constrained Scheduling of Uniform Algorithms. Journal of VLSI Signal Processing, 10:295\u2013310, 1995.","journal-title":"Journal of VLSI Signal Processing"},{"key":"5_CR15","volume-title":"Technical Report YALEEU\/DCS\/RR-697","author":"Y. Wong","year":"1989","unstructured":"Yiwan Wong and Jean-Marc Delosme. Optimization of Processor Count for Systolic Arrays. Technical Report YALEEU\/DCS\/RR-697, Yale University, Department of Computer Science, New Haven, Conneticut, 1989."},{"key":"5_CR16","unstructured":"Xilinx, Inc. \n                    \n                      http:\/\/www.xilinx.com\/products\/software\/jbits\/"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44743-1_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,17]],"date-time":"2019-02-17T14:37:43Z","timestamp":1550414263000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44743-1_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540425229","9783540447436"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-44743-1_5","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}