{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T12:22:03Z","timestamp":1754482923774,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540425410"},{"type":"electronic","value":"9783540447986"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44798-9_11","type":"book-chapter","created":{"date-parts":[[2007,5,3]],"date-time":"2007-05-03T17:16:15Z","timestamp":1178212575000},"page":"126-139","source":"Crossref","is-referenced-by-count":2,"title":["Register Transformations with Multiple Clock Domains"],"prefix":"10.1007","author":[{"given":"Alvin R.","family":"Albrecht","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan J.","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,24]]},"reference":[{"unstructured":"ARM Limited. AMBA Specification (Rev 2.0). 13 May 1999.","key":"11_CR1"},{"key":"11_CR2","series-title":"Lect Notes Comput Sci","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1007\/3-540-48683-6_9","volume-title":"Computer-Aided Verification: 11th International Conference","author":"J. Baumgartner","year":"1999","unstructured":"Jason Baumgartner, Tamir Heyman, Vigyan Singhal, and Adnan Aziz. Model checking the IBM gigahertz processor: An abstraction algorithm for high-performance netlists. In Computer-Aided Verification: 11th International Conference, pages 72\u201383. Springer, 1999. LNCS Number 1633."},{"doi-asserted-by":"crossref","unstructured":"Gianpiero Cabodi, Stefano Quer, and Fabio Somenzi. Optimizing sequential verification by retiming transformations. In 37th Design Automation Conference, pages 601\u2013606. ACM\/IEEE, 2000.","key":"11_CR3","DOI":"10.1145\/337292.337591"},{"doi-asserted-by":"crossref","unstructured":"Hoon Choi, Byeong-Whee Yun, and Yun-Tae Lee. Simulation strategy after model checking: Experience in industrial SOC design. In International High-Level Design, Validation, and Test Workshop, pages 77\u201379. IEEE, 2000.","key":"11_CR4","DOI":"10.1109\/HLDVT.2000.889563"},{"doi-asserted-by":"crossref","unstructured":"William J. Dally and John W. Poulton. Digital Systems Engineering. Cambridge University Press, 1998.","key":"11_CR5","DOI":"10.1017\/CBO9781139166980"},{"doi-asserted-by":"crossref","unstructured":"Klaus Eckl and Christian Legl. Retiming sequential circuits with multiple register classes. In Design, Automation and Test in Europe, pages 650\u2013656. IEEE, March 1999.","key":"11_CR6","DOI":"10.1145\/307418.307582"},{"doi-asserted-by":"crossref","unstructured":"Klaus Eckl, Jean Christophe Madre, Peter Zepter, and Christian Legl. A practical approach to multiple-class retiming. In 36th Design Automation Conference, pages 237\u2013242. ACM\/IEEE, 1999.","key":"11_CR7","DOI":"10.1145\/309847.309920"},{"doi-asserted-by":"crossref","unstructured":"Guy Even, Ilan Y Spillinger, and Leon Stok. Retiming revisited and reversed. IEEE Transactions on CAD, 15(3):348\u2013357, March 1996.","key":"11_CR8","DOI":"10.1109\/43.489105"},{"doi-asserted-by":"crossref","unstructured":"Soha Hassoun and Carl Ebeling. Architectural retiming: Pipelining latency-constrained circuits. In 33rd Design Automation Conference, pages 708\u2013713. ACM\/IEEE, 1996.","key":"11_CR9","DOI":"10.1145\/240518.240652"},{"doi-asserted-by":"crossref","unstructured":"Gagan Hasteer, Anmol Mathur, and Prithviraj Banerjee. Efficient equivalence checking of multi-phase designs using retiming. In International Conference on Computer-Aided Design, pages 557\u2013562. IEEE\/ACM, 1998.","key":"11_CR10","DOI":"10.1145\/288548.289086"},{"doi-asserted-by":"crossref","unstructured":"Alexander T. Ishii, Charles E. Leiserson, and Marios C. Papaefthymiou. Optimizing two-phase, level-clocked circuitry. Journal of the ACM, 44(1):148\u2013199, January 1997. An earlier version of this paper appear in Advanced Research in VLSI and Parallel Systems: Proceedings of the 1992 Brown\/MIT Conference, March 1992.","key":"11_CR11","DOI":"10.1145\/256292.256301"},{"issue":"1","key":"11_CR12","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C. E. Leiserson","year":"1991","unstructured":"Charles E. Leiserson and James B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5\u201335, 1991.","journal-title":"Algorithmica"},{"doi-asserted-by":"crossref","unstructured":"Bill Lin, Steven Vercauteren, and Hugo De Man. Embedded architecture co-synthesis and system integration. In 4th International Workshop on Hardware\/Software Codesign, pages 2\u20139. IEEE, 1996.","key":"11_CR13","DOI":"10.1109\/HCS.1996.492220"},{"doi-asserted-by":"crossref","unstructured":"Brian Lockyear and Carl Ebeling. Optimal retiming of multi-phase, level-clocked circuits. Technical Report TR-91-10-01, University of Washington, Department of Computer Science and Engineering, 1991.","key":"11_CR14","DOI":"10.21236\/ADA243958"},{"doi-asserted-by":"crossref","unstructured":"T. Melham. Higher Order Logic and Hardware Verification. Cambridge University Press, 1993.","key":"11_CR15","DOI":"10.1017\/CBO9780511569845"},{"doi-asserted-by":"crossref","unstructured":"Christos A. Papachristou, Mehrdad Nourani, and Mark Spining. A multiple clocking scheme for low-power RTL design. IEEE Transactions on VLSI Systems, 7(2):266\u2013276, June 1999.","key":"11_CR16","DOI":"10.1109\/92.766754"},{"doi-asserted-by":"crossref","unstructured":"Vigyan Singhal, Sharad Malik, and Robert K. Brayton. The case for retiming with explicit reset circuitry. In International Conference on Computer-Aided Design, pages 618\u2013625. IEEE\/ACM, 1996.","key":"11_CR17","DOI":"10.1109\/ICCAD.1996.571329"},{"doi-asserted-by":"crossref","unstructured":"Herv\u00e9 J. Touati and Robert K. Brayton. Computing the initial states of retimed circuits. IEEE Transactions on CAD, 12(1): 157\u2013162, January 1993.","key":"11_CR18","DOI":"10.1109\/43.184852"}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44798-9_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T00:57:25Z","timestamp":1736989045000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44798-9_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540425410","9783540447986"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-44798-9_11","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}