{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T14:10:27Z","timestamp":1761487827098},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540425410"},{"type":"electronic","value":"9783540447986"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44798-9_9","type":"book-chapter","created":{"date-parts":[[2007,5,3]],"date-time":"2007-05-03T13:16:15Z","timestamp":1178198175000},"page":"104-109","source":"Crossref","is-referenced-by-count":2,"title":["Formally-Based Design Evaluation"],"prefix":"10.1007","author":[{"given":"Kenneth J.","family":"Turner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ji","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,8,24]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"D. L. Dill. Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits. ACM Distinguished Dissertations. MIT Press, 1989.","DOI":"10.7551\/mitpress\/6874.001.0001"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"J. C. Ebergen, J. Segers, and I. Benko. Parallel program and asynchronous circuit design. In G. Birtwistle and A. Davis, editors, Asynchronous Digital Circuit Design, Workshops in Computing, pages 51\u2013103. Springer-Verlag, 1995.","DOI":"10.1007\/978-1-4471-3575-3_2"},{"issue":"11","key":"9_CR3","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1109\/43.329261","volume":"13","author":"G. Gopalakrishnan","year":"1994","unstructured":"G. Gopalakrishnan, E. Brunvand, N. Michell, and S. Nowick. A correctness criterion for asynchronous circuit validation and optimization. IEEE Transactions on Computer-Aided Design, 13(11): 1309\u20131318, Nov. 1994.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"9_CR4","volume-title":"ISO\/IEC 8807","author":"ISO\/IEC.","year":"1989","unstructured":"ISO\/IEC. Information Processing Systems-Open Systems Interconnection-Lotos-A Formal Description Technique based on the Temporal Ordering of Observational Behaviour. ISO\/IEC 8807. International Organization for Standardization, Geneva, Switzerland, 1989."},{"key":"9_CR5","unstructured":"Ji He and K. J. Turner. Dill (Digital Logic in Lotos) project web page. http:\/\/www.cs.stir.ac.uk\/~kjt\/research\/dill.html , Nov. 2000."},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"R. D. Nicola and F. Vaandrager. Three logics for branching bisimulation. In Proc. 5th. Annual Symposium on Logic in Computer Science (LICS 90), pages 118\u2013129. IEEE Computer Society Press, 1990.","DOI":"10.1109\/LICS.1990.113739"},{"key":"9_CR7","volume-title":"The Art of Digital Design","author":"D. Winkel","year":"1980","unstructured":"D. Winkel and F. Prosser. The Art of Digital Design. Prentice-Hall, Englewood Cliffs, New Jersey, USA, 1980."}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44798-9_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T13:34:30Z","timestamp":1556372070000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44798-9_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540425410","9783540447986"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/3-540-44798-9_9","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}