{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:07:45Z","timestamp":1737436065892,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540401612"},{"type":"electronic","value":"9783540448433"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-44843-8_72","type":"book-chapter","created":{"date-parts":[[2007,8,15]],"date-time":"2007-08-15T07:42:01Z","timestamp":1187163721000},"page":"656-663","source":"Crossref","is-referenced-by-count":0,"title":["A Study on Insuring the Full Reliability of Finite State Machine"],"prefix":"10.1007","author":[{"given":"Sunwoong","family":"Yang","sequence":"first","affiliation":[]},{"given":"MoonJoon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"JaeHeung","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hoon","family":"Chang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,6,18]]},"reference":[{"key":"72_CR1","doi-asserted-by":"crossref","unstructured":"H. Fujiwara: Logic Testing and Design for Testability. The MIT Press (1985)","DOI":"10.7551\/mitpress\/4317.001.0001"},{"key":"72_CR2","unstructured":"S. Bhattacharya, S. Dey: H-SCAN: A High Level Alternative to Full-Scan Testing With Reduced Area and Test Application Overheads. VLSI Test Symposium (1996) 74\u201380"},{"key":"72_CR3","unstructured":"B. Norwood, J. McCluskey: Orthogonal SCAN: Low Overhead SCAN for Data Paths. International Test Conference (1996) 659\u2013668"},{"key":"72_CR4","doi-asserted-by":"crossref","unstructured":"S. Ohtake, H. Wada, T. Masuzawa, H. Fujiwara: A Non-scan DFT Method at Register-Transfer Level to Achieve Complete Fault Efficiency. ASP-Design Automation Conference (2000)","DOI":"10.1145\/368434.368825"},{"key":"72_CR5","unstructured":"M. Abramovici, M. A. Breuer, A. D Friedman, Digital System Testing and Testable Design. Computer Science Press (1990)"},{"key":"72_CR6","doi-asserted-by":"crossref","unstructured":"P. C. Maxwell, R. C. Aitken, V. Johansen, I. Chiang: The Effect of Different Test Sets on Quality Level Prediction: When is 80% Better Than 90% ?. International Test Conference (1991) 358","DOI":"10.1109\/TEST.1991.519695"},{"key":"72_CR7","unstructured":"Benoit Nadeau-Dostie: Design For At-speed Test, Diagnosis and Measurement. Kluwer Academic Publishers (2000)"},{"key":"72_CR8","doi-asserted-by":"crossref","unstructured":"V. Chickermane, E. Rudnick, P. Banerjee, J. H. Patel: Non-scan Design-For-Testability Techniques for Sequential Circuits. ACM\/IEEE Design Automation Conference (1993) 236\u2013241","DOI":"10.1145\/157485.164686"},{"key":"72_CR9","unstructured":"S. Ohtake, T. Masuzawa, H. Fujiwara: A Non-scan DFT Method for Controllers to Achieve Complete Fault Efficiency,\u201d Asian Test Symposium (1998) 204\u2013211"}],"container-title":["Lecture Notes in Computer Science","Computational Science and Its Applications \u2014 ICCSA 2003"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44843-8_72","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T10:18:19Z","timestamp":1737368299000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44843-8_72"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540401612","9783540448433"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-44843-8_72","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}