{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:41:00Z","timestamp":1725532860962},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540402114"},{"type":"electronic","value":"9783540448693"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-44869-1_10","type":"book-chapter","created":{"date-parts":[[2009,6,5]],"date-time":"2009-06-05T23:11:35Z","timestamp":1244243495000},"page":"73-80","source":"Crossref","is-referenced-by-count":1,"title":["A-DELTA: A 64-bit High Speed, Compact, Hybrid Dynamic-CMOS\/Threshold-Logic Adder"],"prefix":"10.1007","author":[{"given":"Peter","family":"Celinski","sequence":"first","affiliation":[]},{"given":"Sorin D.","family":"Cotofana","sequence":"additional","affiliation":[]},{"given":"Derek","family":"Abbott","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,6,18]]},"reference":[{"key":"10_CR1","first-page":"1141","volume":"31","author":"H. \u00d6zdemir","year":"1996","unstructured":"\u00d6zdemir, H., Kepkep, A., Pamir, B., Leblebici, Y., Ciliniroglu, U.: A capacitive threshold-logic gate. IEEE JSSC 31 (1996) 1141\u20131149","journal-title":"IEEE JSSC"},{"key":"10_CR2","doi-asserted-by":"publisher","first-page":"1067","DOI":"10.1049\/el:20010742","volume":"37","author":"P. Celinski","year":"2001","unstructured":"Celinski, P., L\u00f6pez, J.F., Al-Sarawi, S., Abbott, D.: Low power, high speed, charge recycling CMOS threshold logic gate. IEE Electronics Letters 37 (2001) 1067\u20131069","journal-title":"IEE Electronics Letters"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Padure, M., Cotofana, S., Vassiliadis, S.: A low-power threshold logic family. In: Proc. IEEE International Conference on Electronics, Circuits and Systems. (2002) 657\u2013660","DOI":"10.1109\/ICECS.2002.1046254"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Padure, M., Cotofana, S., Vassiliadis, S.: High-speed hybrid Threshold-Boolean logic counters and compressors. In: Proceedings of the 45th IEEE International Midwest Symposium on Circuits and Systems. (2002) 457\u2013460","DOI":"10.1109\/MWSCAS.2002.1187072"},{"key":"10_CR5","first-page":"1177","volume":"31","author":"Y. Leblebici","year":"1996","unstructured":"Leblebici, Y., \u00d6zdemir, H., Kepkep, A., Ciliniroglu, U.: A compact high-speed (31-5) parallel counter circuit based on capacitive threshold-logic gates. IEEE JSSC 31 (1996) 1177\u20131183","journal-title":"IEEE JSSC"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Celinski, P., Lopez, J.F., Al-Sarawi, S., Abbott, D.: Low depth carry lookahead addition using charge recycling threshold logic. In: Proc. IEEE International Symposium on Circuits and Systems, Phoenix (2002) 469\u2013472","DOI":"10.1109\/ISCAS.2002.1009879"},{"key":"10_CR7","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.1109\/12.537130","volume":"45","author":"S. Vassiliadis","year":"1996","unstructured":"Vassiliadis, S., Cotofana, S., Bertels, K.: 2-1 addition and related arithmetic operations with threshold logic. IEEE Trans. Computers 45 (1996) 1062\u20131067","journal-title":"IEEE Trans. Computers"},{"key":"10_CR8","volume-title":"Digital Integrated Circuits, A Design Perspective","author":"J.M. Rabaey","year":"1996","unstructured":"Rabaey, J.M.: Digital Integrated Circuits, A Design Perspective. Prentice Hall, New Jersey, USA (1996)"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Ho, R., Mai, K.W., Horowitz, M.: The future of wires. Proceedings of the IEEE 89 (2001) 490\u2013504","DOI":"10.1109\/5.920580"},{"key":"10_CR10","unstructured":"Naziger, S.: A sun-nanosecond 0.5_m 64b adder design. In: International Solid State Circuits Conference Digest of Technical Papers, IEEE (1996) 362\u2013363"},{"key":"10_CR11","unstructured":"Woo, R., Lee, S.J., Yoo, H.J.: A 670 ps, 64bit dynamic low-power adder design. In: Proceedings of the International Symposium on Circuits and Systems, Switzerland, IEEE (2000) I28\u2013I31"},{"key":"10_CR12","unstructured":"Sun, X., Mao, Z., Lai, F., Ye, Y.: A high speed 0.25_m 64-bit CMOS adder design. In: Proceedings of ASIC, IEEE (2001) 581\u2013583"}],"container-title":["Lecture Notes in Computer Science","Artificial Neural Nets Problem Solving Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44869-1_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:13:49Z","timestamp":1551089629000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44869-1_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540402114","9783540448693"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-44869-1_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}