{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:21:14Z","timestamp":1761675674316},"publisher-location":"Berlin, Heidelberg","reference-count":40,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540402114"},{"type":"electronic","value":"9783540448693"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-44869-1_7","type":"book-chapter","created":{"date-parts":[[2009,6,5]],"date-time":"2009-06-05T19:11:35Z","timestamp":1244229095000},"page":"49-56","source":"Crossref","is-referenced-by-count":10,"title":["Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL)"],"prefix":"10.1007","author":[{"given":"Suryanarayana","family":"Tatapudi","sequence":"first","affiliation":[]},{"given":"Valeriu","family":"Beiu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,6,18]]},"reference":[{"key":"7_CR1","doi-asserted-by":"publisher","first-page":"2157","DOI":"10.1049\/el:19951471","volume":"31","author":"M.J. Avellido","year":"1995","unstructured":"Avellido, M.J., Quintana, J.M., Rueda, A., Jim\u00e9nez, E.: A low-power CMOS thresholdgate. Electron. Lett. 31 (1995) 2157\u20132159","journal-title":"Electron. Lett."},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Beiu, V.: Ultra-fast noise immune CMOS threshold gates. Proc. MWSCAS\u20192000 vol. 3 (2000) 1310\u20131313.","DOI":"10.1109\/MWSCAS.2000.951456"},{"key":"7_CR3","unstructured":"Beiu, V.: Adder and multiplier circuits employing logic gates having discrete, weighted inputs and methods of performing combinatorial operations therewith. U.S. Patent 6 205 458 (Mar. 20, 2001)"},{"key":"7_CR4","unstructured":"Beiu, V.: Logic gate having reduced power dissipation and method of operation thereof. U.S. Patent 6 259 275 (Jul. 10, 2001)"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Bieu, V: On higher order noise immune perceptrons. Proc. IJCNN\u20192001 vol. 1 (2001) 246\u2013251","DOI":"10.1109\/IJCNN.2001.939025"},{"key":"7_CR6","unstructured":"Beiu, V.: Noise tolerant conductance-based logic gate and methods of operation and manufacturing thereof. U.S. Patent 6 430 585 (Aug. 6, 2002)"},{"key":"7_CR7","unstructured":"Beiu, V.: Low-power differential conductance-based logic gate and method of operation thereof. U.S. Patent allowed US\/09\/667 312 (Feb. 17, 2003)"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Beiu, V., Quintana, J.M., Avedillo, M.J.: Review of differential threshold gate implementations. Proc. NCI\u201903 (May 2003)","DOI":"10.1007\/3-540-44989-2_88"},{"key":"7_CR9","unstructured":"Beiu, V.: On perceptron circuit complexity results and some practical applications. Proc. IJCNN\u201903 (Jul. 2003)"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Beiu, V., Quintana, J.M., Avedillo, M.J.: VLSI implementations of threshold logic: a comprehensive survey. Accepted IEEE Trans. Neural Networks (Sep. 2003)","DOI":"10.1109\/TNN.2003.816365"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Bobba, S., Hajj, I.N.: Current-mode threshold logic gates. Proc. ICCD\u20192000 (2000) 235\u2013240","DOI":"10.1109\/ICCD.2000.878291"},{"key":"7_CR12","unstructured":"Burns, J.R., Trenton, N.J., Powlus, R.A.: Threshold circuit utilizing field effect transistiors. U.S. Patent 3 260 863 (Jul. 12, 1966)"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"Celinski, P., Al-Sarawi, S., Abbott, D.: Delay analysis of neuron-MOS and capacitive threshold-logic. Proc. ICECS\u20192000 vol. 2 (2000) 932\u2013935","DOI":"10.1109\/ICECS.2000.913029"},{"key":"7_CR14","doi-asserted-by":"publisher","first-page":"1067","DOI":"10.1049\/el:20010742","volume":"37","author":"P. Celinski","year":"2001","unstructured":"Celinski, P., L\u00f3pez, J.F., Al-Sarawi, S., Abbott, D.: Low power, high speed, charge recycling CMOS threshold logic gate. Electron. Lett. 37 (2001) 1067\u20131069","journal-title":"Electron. Lett."},{"key":"7_CR15","doi-asserted-by":"publisher","first-page":"633","DOI":"10.1049\/el:20020438","volume":"38","author":"P. PCelinski","year":"2002","unstructured":"PCelinski, P., L\u00f3pez, J.F., Al-Sarawi, S., Abbott, D.: Compact parallel (m, n) counters based on self-timed threshold logic. Electron. Lett. 38 (2002) 633\u2013635","journal-title":"Electron. Lett."},{"key":"7_CR16","unstructured":"Fabbrizio, V., Raynal, F., Mariaud, X., Kramer, A., Colli, G.: Low-power, low-voltage conductance mode CMOS analog neuron. Proc. MicroNeuro\u201996 (1996) 111\u2013115"},{"key":"7_CR17","unstructured":"Garc\u00eda, J.L., Ramos, J.F., Boh\u00f3rquez, A.G.: A balanced capacitive threshold logic gate. Proc. DCIS\u20192000 available at http:\/\/www.el.uma.es\/Ppepefer\/DCIS2000.pdf"},{"key":"7_CR18","unstructured":"Gayles, E.S.: Data enabled logic circuits. U.S. Patent 6 078 196 (Jun. 20, 2000)"},{"key":"7_CR19","unstructured":"Huang, H.Y., Wang, T.N.: CMOS capacitor coupling logic (C3L) logic circuits. Proc. APASIC\u2019 2000 (2000) 33\u201336"},{"key":"7_CR20","doi-asserted-by":"publisher","first-page":"1233","DOI":"10.1109\/4.5949","volume":"23","author":"M.G. Johnson","year":"1988","unstructured":"Johnson, M.G.: A symmetric CMOS NOR gate for high-speed applications. IEEE J. Solid-State Circuits 23 (1988) 1233\u20131236","journal-title":"IEEE J. Solid-State Circuits"},{"key":"7_CR21","doi-asserted-by":"publisher","first-page":"978","DOI":"10.1109\/4.772413","volume":"34","author":"S. Jung","year":"1999","unstructured":"Jung, S., Thewes, R., Scheiter, T., Goser, K.F., Weber, W.: A low-power and highperformance CMOS fingerprint sensing and encoding architecture. IEEE J. Solid-State Circuits 34 (1999) 978\u2013984","journal-title":"IEEE J. Solid-State Circuits"},{"key":"7_CR22","doi-asserted-by":"publisher","first-page":"1015","DOI":"10.1162\/neco.1997.9.5.1015","volume":"9","author":"W.M. Kistler","year":"1997","unstructured":"Kistler, W.M., Gerstner, W., van Hemmen, J.L.: Reduction of the Hodgkin-Huxley equations to a single-variable threshold model. Neural Computation 9 (1997) 1015\u20131045","journal-title":"Neural Computation"},{"key":"7_CR23","unstructured":"Kong, B.-S., Choi, J.-S., Lee, S.-J., Lee, K.: Charge recycling differential logic for lowpower application. Proc. ISSCC\u201996 (1996) 302\u2013303"},{"key":"7_CR24","doi-asserted-by":"publisher","first-page":"518","DOI":"10.1109\/82.663810","volume":"45","author":"K. Kotani","year":"1998","unstructured":"Kotani, K., Shibata, T., Imai, M., Ohmi, T.: Clocked-controlled neuron-MOS logic gates. IEEE Trans. Circuits Syst. II 45 (1998) 518\u2013522","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"7_CR25","unstructured":"Lan, M.F., Tammineedi, A., Geiger, R.: A new current mirror layout technique for improved matching characteristics. Proc. MWSCAS\u201999 (1999) 1126\u20131129"},{"key":"7_CR26","doi-asserted-by":"publisher","first-page":"1276","DOI":"10.1109\/4.896235","volume":"36","author":"J. Lee","year":"2001","unstructured":"Lee, J., Park, J., Song, B., Kim, W.: Split-level precharge differential logic: a new type of high-speed charge-recycling differential logic. IEEE J. Solid-State Circuits 36 (2001) 1276\u20131280","journal-title":"IEEE J. Solid-State Circuits"},{"key":"7_CR27","unstructured":"Lev, L.A.: Fast static cascode logic gate. U.S. Patent 5 438 283 (Aug. 1, 1995)"},{"key":"7_CR28","unstructured":"L\u00f3pez, J.A.H., Tejero, J.G., Ramos, J.F., Boh\u00f3rquez, A.G.: New types of digital comparators. Proc. ISCAS\u201995 vol. 1 (1995) 29\u201332"},{"key":"7_CR29","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1007\/BF02478259","volume":"5","author":"W.S. McCulloch","year":"1943","unstructured":"McCulloch, W.S., Pitts, W.: A logical calculus of the ideas immanent in nervous activity. Bull. Math. Biophysiol. 5 (1943) 115\u2013133","journal-title":"Bull. Math. Biophysiol."},{"key":"7_CR30","doi-asserted-by":"publisher","first-page":"1448","DOI":"10.1109\/JSSC.2002.803943","volume":"37","author":"S.D. Naffziger","year":"2002","unstructured":"Naffziger, S.D., Colon-Bonet, G., Fischer, T., Reidlinger, R., Sullivan, T.J., Grutkowski, T.: The implementation of the Itanium 2 microprocessor. IEEE J. Solid-State Circuits 37 (2002) 1448\u20131460","journal-title":"IEEE J. Solid-State Circuits"},{"key":"7_CR31","doi-asserted-by":"publisher","first-page":"1141","DOI":"10.1109\/4.508261","volume":"31","author":"H. \u00d6zdemir","year":"1996","unstructured":"\u00d6zdemir, H., Kepkep, A., Pamir, B., Leblebici, Y., Cilingirolu, U.: A capacitive thresholdlogic gate. IEEE J. Solid-State Circuits 31 (1996) 1141\u20131150","journal-title":"IEEE J. Solid-State Circuits"},{"key":"7_CR32","doi-asserted-by":"crossref","unstructured":"Padure, M., Dan, C., Coofan, S., Bodea, M., Vassiliadis, S.: Capacitive threshold logic: a designer perspective. Proc. CAS\u201999 vol. 1 (1999) 81\u201384","DOI":"10.1109\/SMICND.1999.810435"},{"key":"7_CR33","doi-asserted-by":"crossref","unstructured":"Padure, M., Coofan, S., Dan, C., Bodea, M., Vassiliadis, S.: A new latch-based threshold logic family. Proc. CAS\u201901 vol. 2 (2001) 531\u2013534","DOI":"10.1109\/SMICND.2001.967522"},{"key":"7_CR34","doi-asserted-by":"publisher","first-page":"904","DOI":"10.1109\/4.766829","volume":"34","author":"J. Park","year":"1999","unstructured":"Park, J., Lee, J., Kim, W.: Current sensing differential logic: a CMOS logic for high reliability and flexibility. IEEE J. Solid-State Circuits 34 (1999) 904\u2013908","journal-title":"IEEE J. Solid-State Circuits"},{"key":"7_CR35","unstructured":"Prange, S., Thewes, R., Wohlrab, E., Weber, W.: Circuit arrangement for realizing logic elements that can be represented by threshold value equations. U.S. Patent 5 991 789 (Nov. 23, 1999)"},{"key":"7_CR36","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1080\/002072198134724","volume":"84","author":"J.F. Ramos","year":"1998","unstructured":"Ramos, J.F., L\u00f3pez, J.A.H., Mart\u00edn, M.J., Tejero, J.C., Boh\u00f3rquez, A.G.: A threshold logic gate based on clocked coupled inverters. Intl. J. Electronics 84 (1998) 371\u2013382","journal-title":"Intl. J. Electronics"},{"key":"7_CR37","doi-asserted-by":"crossref","unstructured":"Shibata, T., Ohmi, T.: An intelligent MOS transistor featuring gate-level weighted sum and threshold operations. IEDM Technical Digest (1991) 919\u2013922","DOI":"10.1109\/IEDM.1991.235276"},{"key":"7_CR38","unstructured":"Strandberg, R., Yuan, J.: Single input current-sensing differential logic (SCSDL). de vol. 1 (2000) 764\u2013767"},{"key":"7_CR39","doi-asserted-by":"publisher","first-page":"958","DOI":"10.1049\/el:19870674","volume":"23","author":"Y.P. Tsividis","year":"1987","unstructured":"Tsividis, Y.P., Anastassiou, D.: Switched-capacitor neural networks. Electron. Lett. 23 (1987) 958\u2013959","journal-title":"Electron. Lett."},{"key":"7_CR40","doi-asserted-by":"publisher","first-page":"1700","DOI":"10.1109\/16.536816","volume":"43","author":"W. Weber","year":"1996","unstructured":"Weber, W., Prange, S.J., Thewes, R., Wohlrab, E., Luck, A.: On the application of neuron MOS transistor principle for modern VLSI design. IEEE Trans. Electron Devices 43 (1996) 1700\u20131708","journal-title":"IEEE Trans. Electron Devices"}],"container-title":["Lecture Notes in Computer Science","Artificial Neural Nets Problem Solving Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44869-1_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T14:10:57Z","timestamp":1558361457000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44869-1_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540402114","9783540448693"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/3-540-44869-1_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}