{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:23:46Z","timestamp":1763724226787},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678588"},{"type":"electronic","value":"9783540449058"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44905-1_4","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T07:04:03Z","timestamp":1187247843000},"page":"53-69","source":"Crossref","is-referenced-by-count":2,"title":["Comprehensive Redundant Load Elimination for the IA-64 Architecture"],"prefix":"10.1007","author":[{"given":"Youngfeng","family":"Wu","sequence":"first","affiliation":[]},{"given":"Yong-fong","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,6,12]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"D. M. Gallagher, W. Y. Chen, S. A. Mahlke, J. C. Gyllenhaal, W. W. Hwu, \u201cDynamic Memory Disambiguation Using the Memory Conflict Buffer,\u201d Proceedings of the 6th International Conference on Architecture Support for Programming Languages and Operating Systems, San Jose, California, October 1994, pp. 183\u2013195.","DOI":"10.1145\/195473.195534"},{"key":"4_CR2","unstructured":"A. V. Aho, R. Sethi, J. D. Ullman, Compilers, Principles, Techniques, and Tools, Addison Wesley, 1987."},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"S. A. Mahlke, W. Y. Chen, R. A. Bringmann, R. E. Hank, W. W. Hwu, B. R. Rau, and M. S. Schlansker, \u201cSentinel Scheduling: A Model for Compiler-Controlled Speculative Execution,\u201d Transactions on Computer Systems, Vol. 11, No. 4, Nov. 1993.","DOI":"10.1145\/161541.159765"},{"key":"4_CR4","unstructured":"Intel Corp, \u201cIA-64 Application Developers Architecture Guide,\u201d May 1999."},{"key":"4_CR5","unstructured":"Youfeng Wu and Yong-fong Lee, \u201cGeneralized Redundant Load Elimination for Architectures Supporting Control and Data Speculation,\u201d Intel Microcomputer Research Labs Technical Report TR MRL 1997 23.0, October 1997."}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44905-1_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T00:26:35Z","timestamp":1556756795000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44905-1_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678588","9783540449058"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-44905-1_4","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}