{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:57:50Z","timestamp":1742381870314,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678588"},{"type":"electronic","value":"9783540449058"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44905-1_5","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T11:04:03Z","timestamp":1187262243000},"page":"70-84","source":"Crossref","is-referenced-by-count":2,"title":["Minimum Register Instruction Scheduling: A New Approach for Dynamic Instruction Issue Processors"],"prefix":"10.1007","author":[{"given":"R.","family":"Govindarajan","sequence":"first","affiliation":[]},{"given":"Chihong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Guang R.","family":"Gao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,6,12]]},"reference":[{"key":"5_CR1","volume-title":"Compilers \u2014Principles, Techniques, and Tools","author":"A. V. Aho","year":"1988","unstructured":"A. V. Aho, R. Sethi, and J. D. Ullman. Compilers \u2014Principles, Techniques, and Tools. Addison-Wesley Publishing Co., Reading, MA, corrected edition, 1988."},{"key":"5_CR2","unstructured":"D. Berson, R. Gupta, and M. L. Soffa. URSA: A Unified ReSource Allocator for registers and functional units in VLIW architectures. In Proc. of the Conf. on Parallel Architectures and Compilation Techniques, PACT\u2019 98, Paris, France, June 1998."},{"key":"5_CR3","series-title":"Lect Notes Comput Sci","volume-title":"Proc. of the Eleventh International Workshop on Languages and Compilers for Parallel Computing","author":"D. Berson","year":"1998","unstructured":"D. Berson, R. Gupta, and M. L. Soffa. Integrated instruction scheduling and register allocation techniques. In Proc. of the Eleventh International Workshop on Languages and Compilers for Parallel Computing, LNCS, Springer Verlag, Chapel Hill, NC, Aug. 1998."},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"D. G. Bradlee, S. J. Eggers, and R. R. Henry. Integrating register allocation and instruction scheduling for RISCs. In Proc. of the Fourth Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 122\u2013131, Santa Clara, CA, Apr. 1991.","DOI":"10.1145\/106972.106986"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"P. Briggs, K. D. Cooper, and L. Torczon. Rematerialization. In Proc. of the ACM SIGPLAN\u2019 92 Conf. on Programming Language Design and Implementation, pages 311\u2013321, San Francisco, CA, June 1992.","DOI":"10.1145\/143103.143143"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"G. J. Chaitin. Register allocation and spilling via graph coloring. In Proc. of the SIGPLAN\u2019 82 Symp. on Compiler Construction, pages 98\u2013105, Boston, MA, June 1982.","DOI":"10.1145\/800230.806984"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"P. P. Chang, D. M. Lavery, S. A. Mahlke, W. Y. Chen, and W. W. Hwu The importance of prepass code scheduling for superscalar and superpipelined processors IEEE Transactions on Computers, 44(3):353\u2013370, March 1995.","DOI":"10.1109\/12.372029"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"L. George and A. W. Appel. Iterated register coalescing. In Conf. Record of the 23rd ACM SIGPLAN-SIGACT Symp. on Principles of Programming Languages, pages 208\u2013218, St. Petersburg, FL, Jan. 1996.","DOI":"10.1145\/237721.237777"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"P. B. Gibbons and S. S. Muchnick. Efficient instruction scheduling for a pipelined architecture. In Proc. of the SIGPLAN\u2019 86 Symp. on Compiler Construction, pages 11\u201316, Palo Alto, CA, June 1986.","DOI":"10.1145\/12276.13312"},{"key":"5_CR10","volume-title":"Algorithmic Graph Theory and Perfect Graphs","author":"M.C. Golumbic","year":"1980","unstructured":"M.C. Golumbic. Algorithmic Graph Theory and Perfect Graphs. Academic Press, New York, 1980."},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"J. R. Goodman and W-C. Hsu. Code scheduling and register allocation in large basic blocks. In Conf. Proc., 1988 Intl. Conf. on Supercomputing, pages 442\u2013452, St. Malo, France, July 1988.","DOI":"10.1145\/55364.55407"},{"key":"5_CR12","volume-title":"CAPSL Technical Memo","author":"R. Govindarajan","year":"1999","unstructured":"R. Govindarajan, C. Zhang, and G. R. Gao. Minimum register instruction scheduling: A new approach for dynamic instruction issue processors. CAPSL Technical Memo, Dept. of Electrical and Computer Engg., University of Delaware, Newark, DE, July 1999."},{"key":"5_CR13","unstructured":"Madhavi G. Valluri and R. Govindarajan. Evaluating register allocation and instruction scheduling techniques in out-of-order issue processors. in Proc. of the Conf. on Parallel Architectures and Compilation Techniques, PACT\u2019 99, Newport Beach, CA, Oct., 1999."},{"key":"5_CR14","volume-title":"Advanced Compiler Design and Implementation","author":"S.S. Muchnick","year":"1997","unstructured":"S.S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, Inc., San Francisco, CA, 1997."},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"C. Norris and L. L. Pollock. Register allocation over the Program Dependence Graph. In Proc. of the ACM SIGPLAN\u2019 94 Conf. on Programming Language Design and Implementation, pages 266\u2013277, Orlando, FL, June 20\u201324, 1994.","DOI":"10.1145\/178243.178427"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"C. Norris and L. L. Pollock. An experimental study of several cooperative register allocation and instruction scheduling strategies. In Proc. of the 28th Ann. Intl. Symp. on Microarchitecture, pages 169\u2013179, Ann Arbor, MI, Nov. 1995.","DOI":"10.1109\/MICRO.1995.476824"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"S. S. Pinter. Register allocation with instruction scheduling: A new approach. In Proc. of the ACM SIGPLAN\u2019 93 Conf. on Programming Language Design and Implementation, pages 248\u2013257, Albuquerque, NM, June 1993.","DOI":"10.1145\/155090.155114"},{"issue":"12","key":"5_CR18","doi-asserted-by":"crossref","first-page":"1609","DOI":"10.1109\/5.476078","volume":"83","author":"J.E. Smith","year":"1995","unstructured":"J.E. Smith and G. Sohi. The microarchitecture of superscalar processors. Proc. of the IEEE, 83(12):1609\u20131624, Dec. 1995.","journal-title":"Proc. of the IEEE"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Ra\u00fal Silvera, Jian Wang, Guang R. Gao, and R. Govindarajan. A register pressure sensitive instruction scheduler for dynamic issue processors. In Proc. of the Conf. on Parallel Architectures and Compilation Techniques, PACT\u2019 97, pages 78\u201389, San Francisco, CA, June 1997.","DOI":"10.1109\/PACT.1997.644005"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"H. S. Warren, Jr. Instruction scheduling for the IBM RISC System\/6000 processor. IBM Jl. of Research and Development, 34(1):85\u201392, Jan. 1990.","DOI":"10.1147\/rd.341.0085"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44905-1_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T11:35:37Z","timestamp":1737372937000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44905-1_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678588","9783540449058"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/3-540-44905-1_5","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}