{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:05:12Z","timestamp":1742385912337,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540417811"},{"type":"electronic","value":"9783540452454"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-45245-1_11","type":"book-chapter","created":{"date-parts":[[2007,7,2]],"date-time":"2007-07-02T18:06:02Z","timestamp":1183399562000},"page":"162-177","source":"Crossref","is-referenced-by-count":2,"title":["A Power Efficient Cache Structure for Embedded Processors Based on the Dual Cache Structure"],"prefix":"10.1007","author":[{"given":"Gi-Ho","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kil-Whan","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Hyuk","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tack-Don","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,7,20]]},"reference":[{"issue":"4","key":"11_CR1","first-page":"1319","volume":"16","author":"A. Agarwal","year":"1994","unstructured":"Anant Agarwal, and Steven D. Pudar, \u201cColumn Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches,\u201d 20th ISCA, Vol. 16, No. 4, July 1994, pp. 1319\u20131360.","journal-title":"20th ISCA"},{"issue":"4","key":"11_CR2","doi-asserted-by":"publisher","first-page":"1319","DOI":"10.1145\/183432.183527","volume":"16","author":"T. Ball","year":"1994","unstructured":"T. Ball and J. R. Larus, \u201cOptimally pro_ling and tracing programs,\u201d ACM Trans. on Programming Languages and Systems, Vol. 16, No. 4, July 1994, pp. 1319\u20131360.","journal-title":"ACM Trans. on Programming Languages and Systems"},{"doi-asserted-by":"crossref","unstructured":"Jean-Loup Baer, and Wen-Han Wang, \u201cOn the Inclusion Properties for Multi-Level Cache Hierarchies,\u201d 15th ISCA, May 1988, pp. 73\u201380.","key":"11_CR3","DOI":"10.1145\/633625.52409"},{"unstructured":"Doug Burger, and Todd Austin, \u201cEvaluating Future Microprocessor: the SimpleScalar Tool Set,\u201d Technical Report #1342, University of Wisconsin-Madison, June 1997.","key":"11_CR4"},{"doi-asserted-by":"crossref","unstructured":"J. H. Chang, H. Chao, and K. So, \u201cCache Design of a Sub-Micron CMOS System\/370,\u201d 14th ISCA, May 1987, pp. 208\u2013213.","key":"11_CR5","DOI":"10.1145\/30350.30374"},{"unstructured":"Steven Fu, \u201cCache Design Tool,\u201d available in http:\/\/umunhum.stanford.edu \/tools\/cachetools.html .","key":"11_CR6"},{"doi-asserted-by":"crossref","unstructured":"A. Gonzalez, C. Aliagas and M. Mateo, \u201cData Cache with Multiple Caching Strategies Tuned to Di_erent Types of Locality,\u201d Supercomputing \u201995, July 1995, pp. 338\u2013347.","key":"11_CR7","DOI":"10.1145\/224538.224622"},{"doi-asserted-by":"crossref","unstructured":"Teresa L. Johnson, and Wen-mei W. Hwu \u201cRun-time Adaptive Cache Hierarchy Management via Reference Analysis,\u201d 24th ISCA, June 1997, pp. 315\u2013326.","key":"11_CR8","DOI":"10.1145\/384286.264213"},{"doi-asserted-by":"crossref","unstructured":"Teresa L. Johnson, Matthew C. Merten, Wen-mei W. Hwu, \u201cRun-time Locality Detection and Optimization,\u201d MICRO-30, Dec. 1997, pp. 57\u201364.","key":"11_CR9","DOI":"10.1109\/MICRO.1997.645797"},{"doi-asserted-by":"crossref","unstructured":"Norman P. Jouppi, \u201cImproving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffer,\u201d 17th ISCA, May 1990, pp.364\u2013373.","key":"11_CR10","DOI":"10.1145\/325096.325162"},{"doi-asserted-by":"crossref","unstructured":"Milind B. Kamble, and Kanad Ghose, \u201cAnalytical Energy Dissipation Models for Low Power Caches,\u201d ISPLED-97, Aug. 1997, pp.143\u2013148.","key":"11_CR11","DOI":"10.1145\/263272.263310"},{"unstructured":"Johnson Kin, Munish Gupta, and William H. Mangione-Smith, \u201cThe Filter Cache: An Energy Efficiency Memory Structure,\u201d MICRO-30, Dec. 1997, pp.184\u2013193.","key":"11_CR12"},{"doi-asserted-by":"crossref","unstructured":"Chunho Lee, Miodrag Potkonjak, and William H. Mangione-Smith, \u201cMediabench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems,\u201d MICRO-30, Dec. 1997, pp.330\u2013335.","key":"11_CR13","DOI":"10.1109\/MICRO.1997.645830"},{"unstructured":"V. Milutinovic, M. Tomasevic, B. Markovic, M. Tremblay, \u201cThe Split Temporal\/Spatial Cache: Initial Performance Analysis,\u201d SCIzzL-5, March 1996.","key":"11_CR14"},{"doi-asserted-by":"crossref","unstructured":"Jude A. Rivers, and Edward S. Davidson, \u201cReducing Conflicts in Direct-Mapped Caches with a Temporality-Based Design,\u201d 1996 ICPP, Aug. 1996, pp. 154\u2013163.","key":"11_CR15","DOI":"10.1109\/ICPP.1996.537156"},{"unstructured":"Jude A. Rivers, Performance Aspects of High-Bandwidth Multi-Lateral Cache Organizations, Ph.D Dissertation, Univ. of Michigan, 1998, pp.30\u201331.","key":"11_CR16"},{"doi-asserted-by":"crossref","unstructured":"F. Jesus Sanchez, Antonio Gonzalez, and Mateo Valeo, \u201cStatic Locality Analysis for Cache Management,\u201d PACT\u201997, Nov. 1997, pp. 261\u2013271.","key":"11_CR17","DOI":"10.1109\/PACT.1997.644022"},{"unstructured":"Samsung Electronics, ASIC MDL110 Data Book: 0.25\u03bcm 2.5V CMOS Standard Cell Library for Pure Logic\/MDL Products, 1999. pp. 5-32 \u2013 5-44.","key":"11_CR18"},{"doi-asserted-by":"crossref","unstructured":"Kevin B. Theobald, Herbert H. J. Him, Guang R. Cao, \u201cA Design Framework for Hybrid-Access Caches,\u201d HPCA-1, Jan. 1995, pp. 144\u2013153.","key":"11_CR19","DOI":"10.1109\/HPCA.1995.386547"},{"doi-asserted-by":"crossref","unstructured":"Gary Tyson, Matthew Farrens, John Matthews and Andrew R. Plezkun, \u201cA Modified Approach to Data Cache Management,\u201d MICRO-28, Dec. 1995, pp. 93\u2013103.","key":"11_CR20","DOI":"10.1109\/MICRO.1995.476816"},{"issue":"5","key":"11_CR21","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"S. J. E. Wilton","year":"1996","unstructured":"Steven J. E. Wilton, and Norman P. Jouppi, \u201cCACTI: An Enhanced Cache Access and Cycle Time Model,\u201d IEEE Journal Solid-State Circuits, Vol. 31, No. 5, May 1996, pp. 677\u2013688.","journal-title":"IEEE Journal Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45245-1_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T03:01:45Z","timestamp":1737169305000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45245-1_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540417811","9783540452454"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-45245-1_11","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}