{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:44:25Z","timestamp":1742381065221,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":34,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540417811"},{"type":"electronic","value":"9783540452454"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-45245-1_12","type":"book-chapter","created":{"date-parts":[[2007,7,2]],"date-time":"2007-07-02T18:06:02Z","timestamp":1183399562000},"page":"178-198","source":"Crossref","is-referenced-by-count":4,"title":["Approximation of Worst-Case Execution Time for Preemptive Multitasking Systems"],"prefix":"10.1007","author":[{"given":"Matteo","family":"Corti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Brega","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Gross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,7,20]]},"reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"P. Altenbernd. On the false path problem in hard real-time programs. In Proc. 8th Euromicro Workshop on Real-Time Systems, pages 102\u2013107, L\u2019Aquila, Italy, June 1996.","DOI":"10.1109\/EMWRTS.1996.557827"},{"key":"12_CR2","unstructured":"R. Brega. A real-time operating system designed for predictability and run-time safety. In Proc. 4th Int. Conf. Motion and Vibration Control (MOVIC), pages 379\u2013384, Zurich, Switzerland, August 1998. ETH Zurich."},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"J. Busquets-Mataix and A. Wellings. Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In Proc. 8th Euromicro Workshop on Real-Time Systems, pages 271\u2013276, L\u2019Aquila, June 1996.","DOI":"10.1109\/EMWRTS.1996.557940"},{"key":"12_CR4","unstructured":"C.-S. Cheng, J. Stankovic, and K. Ramamritham. Scheduling algorithms for hard real-time systems-A brief survey. In J. Stankovic and K. Ramamritham, editors, Tutorial on Hard Real-Time Systems, pages 150\u2013173. IEEE Computer Society Press, 1988."},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"J. Dean, J. Hicks, C. Waldspurger, W. Weihl, and G. Chrysos. ProfileMe: Hardware support for instruction-level profiling on out-of-order processors. In Proc. 30th Annual IEEE\/ACM Int. Symp. on Microarchitecture (MICRO-97), pages 292\u2013302, LosAlamitos, CA, December 1997. IEEE Computer Society.","DOI":"10.1109\/MICRO.1997.645821"},{"key":"12_CR6","unstructured":"D. Diez and S. Vestli. D\u2019nia an object oriented real-time system. Real-Time Magazine, (3):51\u201354, March 1995."},{"issue":"3","key":"12_CR7","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1147\/rd.413.0215","volume":"43","author":"P. Emma","year":"1997","unstructured":"P. Emma. Understanding some simple processor-performance limits. IBM J. Research and Development, 43(3):215\u2013231, 1997.","journal-title":"IBM J. Research and Development"},{"issue":"1","key":"12_CR8","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/12.743411","volume":"48","author":"C. Healy","year":"1999","unstructured":"C. Healy, R. Arnold, F. Mueller, D. Whalley, and M. Harmon. Bounding pipeline and instruction cache performance. IEEE Trans. Computers, 48(1):53\u201370, January 1999.","journal-title":"IEEE Trans. Computers"},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"C. Healy, M. Sj\u00f6din, V. Rustagi, and D. Whalley. Bounding loop iterations for timing analysis. In Proc. 4th Real-Time Technology and Applications Symp., pages 12\u201321, Denver, Colorado, June 1998.","DOI":"10.1109\/RTTAS.1998.683183"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"C. Healy and D. Whalley. Tighter timing predictions by automatic detection and exploitation of value-dependent constraints. In Proc. 5th Real-Time Technology and Applications Symp., pages 79\u201388, Vancouver, Canada, June 1999.","DOI":"10.1109\/RTTAS.1999.777663"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"M. Honegger, R. Brega, and G. Schweitzer. Application of a nonlinear adaptive controller to a 6 dof parallel manipulator. In Proc. IEEE Int. Conf. Robotics and Automation, pages 1930\u20131935, San Francisco CA, April 2000. IEEE.","DOI":"10.1109\/ROBOT.2000.844877"},{"key":"12_CR12","unstructured":"IBM Microelectronic Division and Motorola Inc. PowerPC 604\/604e RISC Microprocessor User\u2019s Manual, 1998."},{"key":"12_CR13","unstructured":"S.-K. Kim, S. Min, and Ha R. Efficient worst case timing analysis of data caching. In Proc. 2nd 1996 IEEE Real-Time Technology and Applications Symposium, pages 230\u2013240, Boston, MA, June 1996. IEEE."},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"D. Kirk. SMART (Strategic Memory Allocation for Real-Time) cache design. In Proc. 10th IEEE Real-Time Systems Symp., pages 229\u2013239, Santa Monica, California, December 1989. IEEE.","DOI":"10.1109\/REAL.1989.63574"},{"issue":"9","key":"12_CR15","doi-asserted-by":"crossref","first-page":"941","DOI":"10.1109\/TSE.1986.6313049","volume":"12","author":"E. Kligerman","year":"1986","unstructured":"E. Kligerman and A. Stoyenko. Real-time Euclid:A language for reliable real-time systems. IEEE Trans. on Software Eng., 12(9):941\u2013949, September 1986.","journal-title":"IEEE Trans. on Software Eng."},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"L. Ko, C. Healy, E. Ratliff, R. Arnold, D. Whalley, and M. Harmon. Supporting the specification and analysis of timing constraints. In Proc. 2nd IEEE Real-Time Technology and Applications Symp., pages 170\u2013178, Boston, MA, June 1996. IEEE.","DOI":"10.1109\/RTTAS.1996.509534"},{"key":"12_CR17","unstructured":"C.-G. Lee, J. Hahn, Y.-M. Seo, S. Min, R. Ha, S. Hong, C. Park, M. Lee, and C. Kim. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. In Proc. 17th IEEE Real-Time Systems Symp., pages 264\u2013274,Washington, D.C., December 1996. IEEE."},{"issue":"3","key":"12_CR18","doi-asserted-by":"publisher","first-page":"345","DOI":"10.1147\/rd.413.0345","volume":"41","author":"F. Levine","year":"1997","unstructured":"F. Levine and C. Roth. A programmer\u2019s view of performance monitoring in the PowerPC microprocessor. IBM J. Research and Development, 41(3):345\u2013356, May 1997.","journal-title":"IBM J. Research and Development"},{"key":"12_CR19","doi-asserted-by":"crossref","unstructured":"Y.-T. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond directed mapped instructions caches. In Proc. 17th IEEE Real-Time Systems Symp., pages 254\u2013263, Washington, D.C., December 1996. IEEE.","DOI":"10.1109\/REAL.1996.563722"},{"key":"12_CR20","doi-asserted-by":"crossref","unstructured":"J. Liedtke, H. H\u00e4rtig, and M. Hohmuth. OS-controlled cache predictability for real-time systems. In Proc. 3rd IEEE Real-Time Technology and Applications Symp., Montreal, Canada, June 1997. IEEE.","DOI":"10.1109\/RTTAS.1997.601360"},{"issue":"7","key":"12_CR21","doi-asserted-by":"publisher","first-page":"593","DOI":"10.1109\/32.392980","volume":"21","author":"S.-S. Lim","year":"1995","unstructured":"S.-S. Lim, Y. Bae, G. Jang, B.-D. Rhee, S. Min, C. Park, H. Shin, K. Park, S.-M. Moon, and C.-S. Kim. An accurate worst case timing analysis for RISC processors. IEEE Trans. on Software Eng., 21(7):593\u2013604, July 1995.","journal-title":"IEEE Trans. on Software Eng."},{"key":"12_CR22","unstructured":"S.-S. Lim, J. Han, J. Kim, and S. Min. A worst case timing analysis technique for multipleissue machines. In Proc. 19th IEEE Real-Time Systems Symp., pages 334\u2013345, Madrid, Spain, December 1998. IEEE."},{"key":"12_CR23","unstructured":"A. Mok and G. Liu. Efficient runtime monitoring of timing constraints. In Proc. 3rd Real-Time Technology and Applications Symp., Montreal, Canada, June 1997."},{"key":"12_CR24","unstructured":"H. M\u00f6ssenb\u00f6ck and N. Wirth. The programming language Oberon-2. Structured Programming, 12(4), 1991."},{"key":"12_CR25","unstructured":"S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, 1997."},{"key":"12_CR26","unstructured":"F. M\u00fcller and J. Wegener. A comparison of static analysis and evolutionary testing for the verification of timing constraints. In Proc. 19th Real Time Technology and Applications Symp., pages 179\u2013188, Madrid, Spain, June 1998. IEEE."},{"key":"12_CR27","doi-asserted-by":"crossref","unstructured":"C. Park. Predicting program execution times by analyzing static and dynamic program paths. Real-Time Systems, (5):31\u201362, 1993.","DOI":"10.1007\/BF01088696"},{"issue":"2","key":"12_CR28","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1007\/BF00571421","volume":"1","author":"P. Puschner","year":"1989","unstructured":"P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. J. Real-Time Systems, 1(2):160\u2013176, September 1989.","journal-title":"J. Real-Time Systems"},{"key":"12_CR29","doi-asserted-by":"crossref","unstructured":"P. Puschner and R. Nossal. Testing the results of static worst-case execution-time analysis. In Proc. 19th Real-Time Systems Symp., pages 134\u2013143, Madrid, Spain, December 1998. IEEE.","DOI":"10.1109\/REAL.1998.739738"},{"key":"12_CR30","unstructured":"P. Puschner and A. Vrchoticky. Problems in static worst-case execution time analysis. In 9. ITG\/GI-Fachtagung Messung, Modellierung und Bewertung von Rechen-und Kommunikationssystemen, Kurzbeitr\u00e4ge und Toolbeschreibungen, pages 18\u201325, Freiberg, Germany, September 1997."},{"issue":"4","key":"12_CR31","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1016\/S1383-7621(99)00010-7","volume":"46","author":"F. Stappert","year":"2000","unstructured":"F. Stappert and P. Altenbernd. Complete worst-case execution time analysis of straight-line hard real-time programs. J. System Architecture, 46(4):339\u2013335, April 2000.","journal-title":"J. System Architecture"},{"key":"12_CR32","doi-asserted-by":"crossref","unstructured":"H. Theiling and C. Ferdinand. Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis. In Proc. 19th IEEE Real-Time Systems Symp., pages 144\u2013153, Madrid, Spain, December 1998. IEEE.","DOI":"10.1109\/REAL.1998.739739"},{"key":"12_CR33","volume-title":"Project Oberon \u2014 The Design of an Operating System and Compiler","author":"N. Wirth","year":"1992","unstructured":"N. Wirth and J. Gutknecht. Project Oberon \u2014 The Design of an Operating System and Compiler. ACM Press, NewYork, 1992."},{"issue":"4","key":"12_CR34","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/BF01088834","volume":"5","author":"N. Zhang","year":"1993","unstructured":"N. Zhang, A. Burns, and M. Nicholson. Pipelined processors and worst case execution times. Real-Time Systems, 5(4):319\u2013343, October 1993.","journal-title":"Real-Time Systems"}],"container-title":["Lecture Notes in Computer Science","Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45245-1_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T03:02:10Z","timestamp":1737169330000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45245-1_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540417811","9783540452454"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/3-540-45245-1_12","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}