{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T05:06:08Z","timestamp":1737176768523,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540430025"},{"type":"electronic","value":"9783540452942"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-45294-x_19","type":"book-chapter","created":{"date-parts":[[2007,6,12]],"date-time":"2007-06-12T02:45:12Z","timestamp":1181616312000},"page":"219-231","source":"Crossref","is-referenced-by-count":2,"title":["Efficient Addition on Field Programmable Gate Arrays"],"prefix":"10.1007","author":[{"given":"Andreas","family":"Jakoby","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Schindelhauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,11,26]]},"reference":[{"key":"19_CR1","unstructured":"Actel Corporation, ProASIC TM500K Family, Product Spec., October 2000."},{"key":"19_CR2","unstructured":"Atmel Corp.,AT 40K FPGAs with FreeRAM TM, Rev. 0896B-01\/99, Prod. Spec., Jan. 1999."},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"M. Blaze, W. Diffie, R. Rivest, B. Schneier, T. Shimomura, E. Thompson, M. Wiener, Minimal key lengths for symmetric ciphers to provide adequate commercial security: A report by an ad hoc group of cryptographers and computer scientists, 1996, http:\/\/www.bsa.org .","DOI":"10.21236\/ADA385264"},{"key":"19_CR4","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TC.1982.1675982","volume":"C-31","author":"R. Brent","year":"1982","unstructured":"R. Brent, H.T. Kung, A Regular Layout for Parallel Adders, IEEE Transaction on Computers, C-31, 1982, 260\u2013264.","journal-title":"IEEE Transaction on Computers"},{"key":"19_CR5","unstructured":"W. P. Burleson, L. L. Scharf, Input\/Output Design for VLSI Array Architectures, Proceedings VLSI\u201991, 8b2.1\u201310, 1991."},{"key":"19_CR6","unstructured":"W. Carter, K. Duong, R. Freeman, H. Hsieh, J. Ja, J. Mahoney, L. Ngo, S. Sze, A User Programmable Gate Array, Proc. CICC\u201986, 1986, 233\u2013235."},{"key":"19_CR7","unstructured":"K. Compton, S. Hauck, Configurable Computing: A Survey of Systems and Software, North-western University, Dept. of ECE Technical Report, 1999."},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"I. David, R. Ginosar, M. Yoelli, An Efficient Implementation of Boolean Functions and Finite State Machines as Self-Timed Circuits, ACM SIGARCH, 1989, 91\u2013104.","DOI":"10.1109\/EEIS.1989.720129"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"K. El-Ayat, A CMOS Electronically Configurable Gate Array, Proc. ISSCC, 1988, 76\u201377.","DOI":"10.1109\/ISSCC.1988.663633"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"A. El Gamal, An Architecture for Electronically Configurable Gate Arrays, Proc. CICC\u201988, 1988, 15.4.1\u201315.4.4.","DOI":"10.1109\/CICC.1988.20873"},{"key":"19_CR11","unstructured":"H. Hsieh, K. Duong, J. Ja, R. Kanazawa, L. Ngo, L. Tinkey, W. Carter, and R. Freeman, A Second Generation User Programmable Gate Array, Proc. CICC\u201987, 1987, 515\u2013521."},{"key":"19_CR12","unstructured":"A. Jakoby, Die Komplexit\u00e4t von Pr\u00e4fixfunktionen bez\u00fcglich ihres mittleren Zeitverhaltens, PhD dissertation, University of L\u00fcbeck, 1998."},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"A. Jakoby, The Average Time Complexity to Compute Prefix Functions in Processor Networks, Proc. 16th STACS, 1999, 78\u201389.","DOI":"10.1007\/3-540-49116-3_7"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"A. Jakoby, C. Schindelhauer, On the Complexity of Worst Case and Expected Time in a Circuit, Proc. 13th STACS, 1996, 295\u2013306.","DOI":"10.1007\/3-540-60922-9_25"},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"A. Jakoby, R. Reischuk Average Case Complexity of Unbounded Fanin Circuits, Proc. 15th Conference on Computational Complexity (CCC), 1999, 170\u2013185.","DOI":"10.1109\/CCC.2000.856748"},{"key":"19_CR16","doi-asserted-by":"crossref","unstructured":"A. Jakoby, R. Reischuk, C. Schindelhauer, Circuit Complexity: from the Worst Case to the Average Case, Proc. 26th SToC, 1994, 58\u201367.","DOI":"10.1145\/195058.195106"},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"A. Jakoby, R. Reischuk, C. Schindelhauer, S. Weis The Average Case Complexity of the Parallel Prefix Problem, Proc. 21st ICALP, 1994, 593\u2013604.","DOI":"10.1007\/3-540-58201-0_101"},{"issue":"4","key":"19_CR18","doi-asserted-by":"publisher","first-page":"831","DOI":"10.1145\/322217.322232","volume":"27","author":"R. Ladner","year":"1980","unstructured":"R. Ladner and M. Fischer, Parallel prefix computation, J. ACM, 27 (4), 1980,831\u2013838.","journal-title":"J. ACM"},{"key":"19_CR19","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1016\/0898-1221(93)90089-E","volume":"26","author":"J. Reif","year":"1993","unstructured":"J. Reif, Probabilistic Parallel Prefix Computation, Comp. Math. Applic. 26, 1993, 101\u2013110.","journal-title":"Comp. Math. Applic"},{"key":"19_CR20","doi-asserted-by":"crossref","unstructured":"R. Tessier, W. Burleson, Reconfigurable Computing for Digital Signal Processing: A Survey, to appear in Y. Hen Hu (ed) Programmable Signal Processors, Marcel Dekker Inc., 2001","DOI":"10.1201\/9780203908068.ch4"},{"key":"19_CR21","unstructured":"J. Ullman, Computational Aspects of VLSI, Computer Science Press, 1984."},{"key":"19_CR22","doi-asserted-by":"crossref","unstructured":"J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, P. Boucard, Programmable Active Memories: Reconfigurable Systems Come of Age, IEEE Trans. VLSI Systems 4 (1), 1996.","DOI":"10.1109\/92.486081"},{"key":"19_CR23","unstructured":"Xilinx Corp., XC4000E and XC4000X Series Field Programmable Gate Arrays, Prod. Spec., Version 1.6, 1999."},{"key":"19_CR24","unstructured":"Xilinx Corp., Virtex-II Platform FPGA Data Sheet (DS031), Prod. Spec., Ver. 1.5, 2001."}],"container-title":["Lecture Notes in Computer Science","FST TCS 2001: Foundations of Software Technology and Theoretical Computer Science"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45294-X_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:55:00Z","timestamp":1737093300000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45294-X_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540430025","9783540452942"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/3-540-45294-x_19","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}