{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,20]],"date-time":"2025-09-20T21:49:04Z","timestamp":1758404944071},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540430094"},{"type":"electronic","value":"9783540453079"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-45307-5_25","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T07:10:12Z","timestamp":1187248212000},"page":"282-293","source":"Crossref","is-referenced-by-count":2,"title":["Improving the Precise Interrupt Mechanism of Software- Managed TLB Miss Handlers"],"prefix":"10.1007","author":[{"given":"Aamer","family":"Jaleel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,12,4]]},"reference":[{"key":"25_CR1","doi-asserted-by":"crossref","unstructured":"T. E. Anderson, H. M. Levy, B. N. Bershad, and E. D. Lazowska. \u201cThe interaction of architecture and operating system design.\u201d In Proc. Fourth Int\u2019l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201991), April 1991, pp. 108\u2013120.","DOI":"10.1145\/106972.106985"},{"key":"25_CR2","unstructured":"J. McCalpin. An Industry Perspective on Performance Characterization: Applications vs Benchmarks. Keynote address at Third Annual IEEE Workshop on Workload Characterization, Austin TX, September 16, 2000."},{"key":"25_CR3","unstructured":"B. Case. \u201cAMD unveils first superscalar 29K core.\u201d Microprocessor Report, vol. 8, no. 14, October 1994."},{"key":"25_CR4","unstructured":"B. Case. \u201cx86 has plenty of performance headroom.\u201d Microprocessor Report, vol. 8, no. 11, August 1994."},{"key":"25_CR5","doi-asserted-by":"crossref","unstructured":"Z. Cvetanovic and R. E. Kessler. \u201cPerformance analysis of the Alpha 21264-based Compaq ES40 system.\u201d In Proc. 27th Annual International Symposium on Computer Architecture (ISCA\u201900), Vancouver BC, June 2000, pp. 192\u2013202.","DOI":"10.1145\/339647.339680"},{"key":"25_CR6","unstructured":"L. Gwennap. \u201cIntel\u2019s P6 uses decoupled superscalar design.\u201d Microprocessor Report, vol. 9, no. 2, February 1995."},{"key":"25_CR7","doi-asserted-by":"crossref","unstructured":"L. Gwennap. \u201cDigital 21264 sets new standard.\u201d Microprocessor Report, vol. 10, no. 14, October 1996.","DOI":"10.7748\/ns.10.16.14.s24"},{"key":"25_CR8","doi-asserted-by":"crossref","unstructured":"D. Henry, B. Kuszmaul, G. Loh, and R. Sami. \u201cCircuits for wide-window superscalar processors.\u201d In Proc. 27th Annual International Symposium on Computer Architecture (ISCA\u201900), Vancouver BC, June 2000, pp. 236\u2013247.","DOI":"10.1145\/339647.339689"},{"key":"25_CR9","unstructured":"D. S. Henry. \u201cAdding fast interrupts to superscalar processors.\u201d Tech. Rep. Memo-366, MIT Computation Structures Group, December 1994."},{"key":"25_CR10","doi-asserted-by":"crossref","unstructured":"J. Huck and J. Hays. \u201cArchitectural support for translation table management in large address space machines.\u201d In Proc. 20th Annual International Symposium on Computer Architecture (ISCA\u2019 93), May 1993, pp. 39\u201350.","DOI":"10.1145\/165123.165128"},{"key":"25_CR11","doi-asserted-by":"crossref","unstructured":"B. L. Jacob and T. N. Mudge. \u201cA look at several memory-management units, TLB-refill mechanisms, and page table organizations.\u201d In Proc. Eighth Int\u2019l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201998), San Jose CA, October 1998, pp. 295\u2013306.","DOI":"10.1145\/291069.291065"},{"issue":"4","key":"25_CR12","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/40.710872","volume":"18","author":"B. L. Jacob","year":"1998","unstructured":"B. L. Jacob and T. N. Mudge. \u201cVirtual memory in contemporary microprocessors.\u201d IEEE Micro, vol. 18, no. 4, pp. 60\u201375, July\/August 1998.","journal-title":"IEEE Micro"},{"issue":"6","key":"25_CR13","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/2.683005","volume":"31","author":"B. L. Jacob","year":"1998","unstructured":"B. L. Jacob and T. N. Mudge. \u201cVirtual memory: Issues of implementation.\u201d IEEE Computer, vol. 31, no. 6, pp. 33\u201343, June 1998.","journal-title":"IEEE Computer"},{"key":"25_CR14","volume-title":"MIPS RISC Architecture","author":"G. Kane","year":"1992","unstructured":"G. Kane and J. Heinrich. MIPS RISC Architecture. Prentice-Hall, Englewood Cliffs NJ, 1992."},{"issue":"1","key":"25_CR15","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/40.482313","volume":"16","author":"M. Moudgill","year":"1996","unstructured":"M. Moudgill and S. Vassiliadis. \u201cPrecise interrupts.\u201d IEEE Micro, vol. 16, no. 1, pp. 58\u201367, February 1996.","journal-title":"IEEE Micro"},{"key":"25_CR16","doi-asserted-by":"crossref","unstructured":"D. Nagle, R. Uhlig, T. Stanley, S. Sechrest, T. Mudge, and R. Brown. \u201cDesign tradeoffs for software-managed TLBs.\u201d In Proc. 20th Annual International Symposium on Computer Architecture (ISCA\u201993), May 1993.","DOI":"10.1145\/165123.165127"},{"key":"25_CR17","doi-asserted-by":"crossref","unstructured":"X. Qiu and M. Dubois. \u201cTolerating late memory traps in ILP processors.\u201d In Proc. 26th Annual International Symposium on Computer Architecture (ISCA\u201999), Atlanta GA, May 1999, pp. 76\u201387.","DOI":"10.1145\/307338.300986"},{"key":"25_CR18","doi-asserted-by":"crossref","unstructured":"M. Rosenblum, E. Bugnion, S. A. Herrod, E. Witchel, and A. Gupta. \u201cThe impact of architectural trends on operating system performance.\u201d In Proc. 15th ACM Symposium on Operating Systems Principles (SOSP\u201995), December 1995.","DOI":"10.1145\/224056.224078"},{"key":"25_CR19","unstructured":"M. Slater. \u201cAMD\u2019s K5 designed to outrun Pentium.\u201d Microprocessor Report, vol. 8, no. 14, October 1994."},{"key":"25_CR20","doi-asserted-by":"crossref","unstructured":"J. E. Smith and A. R. Pleszkun. \u201cImplementation of precise interrupts in pipelined processors.\u201d In Proc. 12th Annual International Symposium on Computer Architecture (ISCA\u201985), Boston MA, June 1985, pp. 36\u201344.","DOI":"10.1145\/327070.327125"},{"key":"25_CR21","doi-asserted-by":"crossref","unstructured":"G. S. Sohi and S. Vajapeyam. \u201cInstruction issue logic for high-performance, interruptable pipelined processors.\u201d In Proc. 14th Annual International Symposium on Computer Architecture (ISCA\u2019 87), June 1987.","DOI":"10.1145\/30350.30354"},{"issue":"1","key":"25_CR22","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"R. M. Tomasulo","year":"1967","unstructured":"R. M. Tomasulo. \u201cAn efficient algorithm for exploiting multiple arithmetic units.\u201d IBM Journal of Research and Development, vol. 11, no. 1, pp. 25\u201333, 1967.","journal-title":"IBM Journal of Research and Development"},{"issue":"1","key":"25_CR23","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1109\/12.192223","volume":"42","author":"H. C. Torng","year":"1993","unstructured":"H. C. Torng and M. Day. \u201cInterrupt handling for out-of-order execution processors.\u201d IEEE Transactions on Computers, vol. 42, no. 1, pp. 122\u2013127, January 1993.","journal-title":"IEEE Transactions on Computers"},{"key":"25_CR24","unstructured":"M. Upton. Personal communication. 1997."},{"key":"25_CR25","doi-asserted-by":"crossref","unstructured":"W. Walker and H. G. Cragon. \u201cInterrupt processing in concurrent processors.\u201d IEEE Computer, vol. 28, no. 6, June 1995.","DOI":"10.1109\/2.386984"},{"issue":"2","key":"25_CR26","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/40.491460","volume":"16","author":"K. C. Yeager","year":"1996","unstructured":"K. C. Yeager. \u201cThe MIPS R10000 superscalar microprocessor.\u201d IEEE Micro, vol. 16, no. 2, pp. 28\u201340, April 1996.","journal-title":"IEEE Micro"},{"issue":"9","key":"25_CR27","doi-asserted-by":"publisher","first-page":"903","DOI":"10.1109\/12.795220","volume":"48","author":"C.B. Zilles","year":"1999","unstructured":"C.B. Zilles, J.S. Emer, and G.S. Sohi, \u201cConcurrent Event-Handling Through Multithreading\u201d, IEEE Transactions on Computers, 48:9, September, 1999, pp 903\u2013916.","journal-title":"IEEE Transactions on Computers"},{"key":"25_CR28","doi-asserted-by":"crossref","unstructured":"Jaleel, Aamer and Jacob, Bruce. \u201cIn-line Interrupt Handling for Software Managed TLBs\u201d. Proc. 2001 IEEE International Conference on Computer Design (ICCD 2001), Austin TX, September 2001.","DOI":"10.1109\/ICCD.2001.955004"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2014 HiPC 2001"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45307-5_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,13]],"date-time":"2023-05-13T16:22:46Z","timestamp":1683994966000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45307-5_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540430094","9783540453079"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/3-540-45307-5_25","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}