{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:30:57Z","timestamp":1762032657317},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_12","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T01:29:50Z","timestamp":1180315790000},"page":"118-128","source":"Crossref","is-referenced-by-count":8,"title":["Design-Space Exploration of Low Power Coarse Grained Reconfigurable Datapath Array Architectures"],"prefix":"10.1007","author":[{"given":"R.","family":"Hartenstein","sequence":"first","affiliation":[]},{"given":"Th.","family":"Hoffmann","sequence":"additional","affiliation":[]},{"given":"U.","family":"Nageldinger","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"J. Rabaey. \u201cLow-Power Silicon Architectures forWireless Communications\u201d; Embedded Tutorial, ASP-DAC 2000, Yokohama, Japan, Jan. 2000.","DOI":"10.1145\/368434.368691"},{"key":"12_CR2","unstructured":"R. Hartenstein (invited paper): The Microprocessor is no more General Purpose:whyFuture Reconfigurable Platforms will win; Int\u2019l Conf. on InnovativeSystemsin Silicon, ISIS\u201997, Austin,Texas,USA,Oct1997"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"E. Mirsky, A. DeHon: \u201eMATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources\u201d, Proc. FPGAs for Custom Computing Machines, pp. 157\u2013166, IEEE CS Press, Los Alamitos, CA, U.S.A., 1996.","DOI":"10.1109\/FPGA.1996.564808"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"A. Marshall et al.: A Reconfigurable Arithmetic Array for Multimedia Applications; FPGA\u201999, Int\u2019l Symposium on Field Programmable Gate Arrays, Monterey, CA, U.S.A., Febr. 21-23, 1999","DOI":"10.1145\/296399.296444"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"C. Ebeling, D. Cronquist, P. Franklin: \u201eRaPiD: Reconfigurable Pipelined Datapath\u201d, Int\u2019lWorkshop on Field Programmable Logic and Applications, FPL\u201996, Darmstadt, Germany, Sept 1996.","DOI":"10.1007\/3-540-61730-2_13"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"R. A. Bittner, P. M. Athanas and M. D. Musgrove: \u201eColt: An Experiment in Wormhole Run-time Reconfiguration\u201d; SPIE Photonics East `96, Boston, MA, USA, November 1996.","DOI":"10.1117\/12.255815"},{"key":"12_CR7","unstructured":"R. Kress et al.: A Datapath Synthesis System for the Reconfigurable Datapath Architecture; Asia and South Pacific Design Automation Conf. (ASP-DAC\u201995), Chiba, Japan, Aug. 29-Sept. 1, 1995"},{"key":"12_CR8","unstructured":"R. Kress: \u201eA Fast Reconfigurable ALUs for Xputers\u201d, Ph.D. thesis, Univ. Kaiserslautern, 1996."},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"E. Waingold et al.: \u201eBaring it all to Software: Raw Machines\u201d, IEEE Computer 30, pp. 86\u201393.","DOI":"10.1109\/2.612254"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"S. C. Goldstein, H. Schmit, et al.: \u201ePipeRench: A Coprocessor for Streaming Multimedia Acceleration\u201d; Int\u2019l Symposium on Computer Architecture 1999, Atlanta, GA, USA, May 1999.","DOI":"10.1145\/307338.300982"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"A. Abnous, K. Seno, Y. Ichikawa, M. Wan and J. Rabaey: Evaluation of a Low-Power Reconfigurable DSP-Architecture; Proceedings of the Reconfigurable Architectures Workshop, Orlando, Florida, USA, March 1998.","DOI":"10.1007\/3-540-64359-1_673"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"H. Zhang, M. Wan, V. George and J. Rabaey: Interconnect Architecture Exploration for Low-Energy Reconfigurable Single-Chip DSPs; Proceedings of the WVLSI, Orlando, Florida, USA, April 1999.","DOI":"10.1109\/IWV.1999.760456"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, M. Herz, Th. Hoffmann, U. Nageldinger: KressArray Xplorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures; 5th Asia and South Pacific Design Automation Conference 2000, ASP-DAC 2000, Yokohama, Japan, January 25-28, 2000","DOI":"10.1145\/368434.368597"},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"L. Guerra, M. Potkonjak and J. Rabaey: \u201eSystem-Level Design Guidance Using Algorithm Properties\u201d; IEEE VLSI Signal Processing Workshop, 1994.","DOI":"10.1109\/VLSISP.1994.574732"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"L. Kruse, E. Schmidt, G. Jochens, A. Stammermann andW. Nebel: Lower Bounds on the Power Consumption in Scheduled Data Flow Graphs with Resource Constraints; Proceedings of the European Design and Test Conference DATE 2000.","DOI":"10.1145\/343647.344111"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"L. Kruse, E. Schmidt, G. Jochens and W. Nebel: Lower and Upper Bounds on the Switching Activity in Scheduled Data Flow Graphs; Proceedings of ISPLED 1999.","DOI":"10.1145\/313817.313891"},{"key":"12_CR17","doi-asserted-by":"crossref","unstructured":"W. Pedrycz: \u201eFuzzy Modelling-Paradigms and Practice\u201d; Kluwer Academic Publishers, 1996.","DOI":"10.1007\/978-1-4613-1365-6"},{"key":"12_CR18","doi-asserted-by":"crossref","unstructured":"B.R. Gaines: \u201eFoundations of Fuzzy Reasoning\u201d; Int\u2019l Journal of Man-Machine Studies, Vol. 8, 1976.","DOI":"10.1016\/S0020-7373(76)80036-3"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,11]],"date-time":"2023-05-11T21:34:33Z","timestamp":1683840873000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_12","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}