{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:08:42Z","timestamp":1725484122758},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_13","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T01:29:50Z","timestamp":1180315790000},"page":"129-138","source":"Crossref","is-referenced-by-count":1,"title":["Internal Power Dissipation Modeling and Minimization for Submicronic CMOS Design"],"prefix":"10.1007","author":[{"given":"P.","family":"Maurine","sequence":"first","affiliation":[]},{"given":"M.","family":"Rezzoug","sequence":"additional","affiliation":[]},{"given":"D.","family":"Auvergne","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"A. Hirata, H. Onodera, K. Tamaru \u226aEstimation of Propagation Delay Considering Short-Circuit For Static C.M.O.S\u226b. IEEE Transactions on Circuits and Systems-I:Fundamental Theory and Applications, Vol. 45, n\u00b0. 11, pp.304\u2013310, March 1998.","DOI":"10.1109\/81.735442"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"L. Bisdounis, S. Nikolaidis, O. Koufopavlou \u201cPropagation Delay and Short-Circuit Power Dissipation Modelling of the C.M.O.S. Inverter\u201d IEEE Transactions on Circuits and Systems-I:Fundamental Theory and Applications, Vol. 45, n\u00b0 3, March 1998.","DOI":"10.1109\/81.662699"},{"key":"13_CR3","unstructured":"S. Turgis, D. Auvergne \u201cA novel macromodel for power estimation for CMOS structures\u201d IEEE Trans. On CAD of integrated circuits and systems vol.17, n\u00b0 11, pp.1090\u20131098, nov.1998."},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"H.J.M. Veendrick, \u201cShort circuit power dissipation of static CMOS circuitry and its impact on the design of buffer circuits\u201d, IEEE J. Solid State Circuits, vol. SC-19, pp.468\u2013473, Aug. 1984.","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Kai-Yap Toh, Ping-Keung Ko, R. G. Meyer \u201cAn Engineering Model for Short-Channel MOS Devices\u201d IEEE Journal of Solid-states Circuits, Vol. 23, n\u00b0. 4, August1988.","DOI":"10.1109\/4.346"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"J. Daga, D. Auvergne \u201cA Comprehensive Delay Macro-Model of Submicron CMOS Logics\u201d IEEE Journal of Solid States Circuits, vol 34, n\u00b0 1, pp.42\u201355, January 1999.","DOI":"10.1109\/4.736655"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"S.M. Kang: \u201cAccurate simulation of power dissipation in VLSI circuits\u201d, IEEE J. Solid State Circuits, vol. SC-21, pp. 889\u2013891, oct.1986.","DOI":"10.1109\/JSSC.1986.1052622"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"G. Y. Yacoub, W. H. Ku: \u201cAn accurate simulation technique for short circuit dissipation based on current component isolation\u201d Proceedings of ISCAS\u201989 pp. 1157, 1161.","DOI":"10.1109\/ISCAS.1989.100558"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"T. Sakurai, R. Newton \u201cAlpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas\u201d, IEEE Journal of Solid States Circuits, vol.25, n\u00b0 2, pp.584\u2013593, April 1990.","DOI":"10.1109\/4.52187"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"S.R. Vemuru, N. Scheinberg \u201cShort circuit power dissipation for CMOS logic gates\u201d, IEEE Trans. On Circuits and systems Part 1, vol.41, n\u00b0 11, pp.762\u2013764, Nov. 1994.","DOI":"10.1109\/81.331533"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"D. Auvergne, N. Azemard, V. Bonzon, D. Deschacht, M. Robert \u201cFormal sizing rules of CMOS circuits\u201d EDAC Amsterdam February 25-28, 1991","DOI":"10.1109\/4.62196"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T07:14:43Z","timestamp":1556435683000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_13","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}