{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:16:54Z","timestamp":1725484614836},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_15","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T01:29:50Z","timestamp":1180315790000},"page":"149-158","source":"Crossref","is-referenced-by-count":5,"title":["Degradation Delay Model Extension to CMOS Gates"],"prefix":"10.1007","author":[{"given":"Jorge","family":"Juan-Chico","sequence":"first","affiliation":[]},{"given":"Manuel J.","family":"Bellido","sequence":"additional","affiliation":[]},{"given":"Paulino","family":"Ruiz-de-Clavijo","sequence":"additional","affiliation":[]},{"given":"Antonio J.","family":"Acosta","sequence":"additional","affiliation":[]},{"given":"Manuel","family":"Valencia","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"issue":"2","key":"15_CR1","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/4.658636","volume":"33","author":"L. Bisdounis","year":"1998","unstructured":"L. Bisdounis, S. Nikolaidis, O. Koufopavlou. \u201cAnalytical Transient Response and Propagation Delay Evaluation of the CMOS Inverter for Short-Channel Devices\u201d. IEEE J. of Solid-State Circ. pp. 302\u2013306. Vol. 33, no. 2, Feb. 1998.","journal-title":"IEEE J. of Solid-State Circ"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"J.M. Daga, D. Auvergne. \u201cA Comprehensive Delay Macro Modeling for Submicrometer CMOS Logics\u201d. IEEE J. of Solid State Circuits. Vol. 34, No. 1, Jan. 1999.","DOI":"10.1109\/4.736655"},{"issue":"5","key":"15_CR3","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/82.227370","volume":"40","author":"A.I. Kayssi","year":"1993","unstructured":"A.I. Kayssi, K.A. Sakallah, T.N. Mudge. \u201cThe Impact of Signal Transition Time on Path Delay Computation\u201d. IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 40, No. 5, pp. 302\u2013309, May 1993.","journal-title":"IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing"},{"issue":"6","key":"15_CR4","doi-asserted-by":"publisher","first-page":"1588","DOI":"10.1109\/4.62196","volume":"25","author":"D. Auvergne","year":"1990","unstructured":"D. Auvergne, N. Azemard, D. Deschacht, M. Robert. \u201cInput Waveform Slope Effects in CMOS Delays\u201d. IEEE J. of Solid-State Circ., Vol. 25, No. 6, pp. 1588\u20131590. Dec. 1990","journal-title":"IEEE J. of Solid-State Circ."},{"key":"15_CR5","doi-asserted-by":"publisher","first-page":"683","DOI":"10.1016\/0165-6074(92)90387-M","volume":"35","author":"E. Melcher","year":"1992","unstructured":"E. Melcher, W. R\u00f6thig, M. Dana. \u201cMultiple Input Transitions in CMOS Gates\u201d. Microprocessing and Microprogramming 35(1992) pp. 683\u2013690. North Holland.","journal-title":"Microprocessing and Microprogramming"},{"key":"15_CR6","unstructured":"C. Metra, M. Favalli, B. Ricc\u00f2. \u201cGlitch power dissipation model\u201d. In Proc. PATMOS\u201995. pp. 175\u2013189"},{"key":"15_CR7","unstructured":"M. Eisele, J. Berthold. \u201cDynamic Gate Delay Modeling for Accurate Estimation of Glitch Powe at Logic Level\u201d. In Proc. PATMOS\u201995. pp. 190\u2013201."},{"key":"15_CR8","unstructured":"S. H. Unger. \u201cThe essence of logic circuits\u201d. Ed. Prentice-Hall International, Inc. 1989"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"L.R. Marino. \u201cGeneral Theory of Metastable Operation\u201d. IEEE Trans. on Computers, C-30 n.2, pp. 107\u2013115, Feb. 1981.","DOI":"10.1109\/TC.1981.6312173"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"L. Kleeman, A. Cantoni. \u201cMetastable Behavior in Digital Systems\u201d, IEEE Design and Test of Computers, vol. 4. Dec. 1987","DOI":"10.1109\/MDT.1987.295189"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"L.M. Reyneri, L.M. del Corso, B. Sacco. \u201cOscillatory Metastability in Homogeneous and Inhomogeneous Flip-flops\u201d. IEEE J. of Solid-State Circ. Vol.25. n.1. Feb. 1990.","DOI":"10.1109\/4.50312"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"J. Calvo, M. Valencia, J.L. Huertas. \u201cMetastable Operation in RS Flip-flops\u201d. Int. J. Electronics, Vol. 70n.6. 1991.","DOI":"10.1080\/00207219108921350"},{"key":"15_CR13","unstructured":"D. Rabe, B. Fiuczynski, L. Kruse, A. Welslau, W. Nebel. \u201cComparison of Different Gate Level Glitch Models\u201d. In Proc. PATMOS\u201996. pp. 167\u2013176."},{"key":"15_CR14","unstructured":"J. Juan-Chico, M.J. Bellido, A.J. Acosta, A. Barriga, M. Valencia. \u201cDelay degradation effect in submicronic CMOS inverters\u201d. In Proc. PATMOS\u201997. pp. 215\u2013224. Louvain-la-Neuve, Belgium, 1997."},{"key":"15_CR15","unstructured":"M.J. Bellido, J. Juan-Chico, A.J. Acosta, M. Valencia, J.L. Huertas. \u201cLogical Modelling of Delay Degradation Effect in Static CMOS Gates\u201d. IEE Porc. Circuits, Devices and Systems. In Press."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T07:14:35Z","timestamp":1556435675000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_15","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}