{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:21:33Z","timestamp":1737091293876,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_2","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T05:29:50Z","timestamp":1180330190000},"page":"3-13","source":"Crossref","is-referenced-by-count":0,"title":["Architectural Design Space Exploration Achieved through Innovative RTL Power Estimation Techniques"],"prefix":"10.1007","author":[{"given":"Manuela","family":"Anton","sequence":"first","affiliation":[]},{"given":"Mauro","family":"Chinosi","sequence":"additional","affiliation":[]},{"given":"Daniele","family":"Sirtori","sequence":"additional","affiliation":[]},{"given":"Roberto","family":"Zafalon","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"P. Landman: High-Level Power Estimation, ISLPED-96: ACM\/IEEE Intl. Symp. on Low-Power Electronics and Design, pp. 29\u201335, Monterey, CA, Aug. 1996.","DOI":"10.1109\/LPE.1996.542726"},{"key":"2_CR2","unstructured":"L. Benini, A. Bogliolo, M. Favalli, G. De Micheli: Regression Models for Behavioral Power Estimation, PATMOS-96, pp.179\u2013186, Bologna, Italy, September 1996"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"S. Gupta, F. N. Najm: Power Macromodeling for High-Level Power Estimation, DAC-97, pp. 365\u2013370, Anaheim, CA, June 1997","DOI":"10.1145\/266021.266171"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"R. Corgnati, E. Macii, M. Poncino, Clustered Table-Based Macromodels for RTL Estimation, GLS-VLSI-99: IEEE\/ACM 9th Great Lake Symposium on VLSI, pp. 354\u2013357, Ann Arbor, Michigan, March 1999","DOI":"10.1109\/GLSV.1999.757455"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Z. Chen, K. Roy: A Power Macromodeling Technique Based on Power Sensitivity, DAC-98, S. Francisco (CA), June 1998","DOI":"10.1145\/277044.277216"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"S. Gupta, F. N. Najm: Analytical Model for High-Level Power Modeling of Combinational and Sequential Circuits, IEEE Alessandro Volta Memorial Workshop on Low Power Design, pp. 164\u2013172, Como, Italy, March 1999","DOI":"10.1109\/LPD.1999.750417"},{"key":"2_CR7","unstructured":"R. Zafalon, M. Rossello, E. Macii, M. Poncino: Power Macromodeling for a High Quality RT-level Estimation, 1st International Symposium on Quality Electronic Design, ISQED 2000, San Jose, CA, March. 2000."},{"issue":"6","key":"2_CR8","doi-asserted-by":"publisher","first-page":"588","DOI":"10.1109\/43.503929","volume":"CAD-15","author":"M. Nemani","year":"1996","unstructured":"M. Nemani, F. Najm: Towards a High-Level Power Estimation Capability, IEEE Transactions on Computer-Aided Design, Vol. CAD-15, No. 6, pp. 588\u2013598, Jun. 1996.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"6","key":"2_CR9","doi-asserted-by":"publisher","first-page":"599","DOI":"10.1109\/43.503930","volume":"CAD-15","author":"D. Marculescu","year":"1996","unstructured":"D. Marculescu, R. Marculescu, M. Pedram: Information Theoretic Measures For Power Analysis, IEEE Transactions on Computer-Aided Design, Vol. CAD-15, No. 6, pp. 599\u2013609, Jun. 1996.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"F. Ferrandi, F. Fummi, E. Macii, M. Poncino, D. Sciuto: Power Estimation of Behavioral VHDL Descriptions, DATE\u201998: IEEE Design Automation and Test in Europe, pp. 762\u2013766, Paris, France, Mar. 1998.","DOI":"10.1109\/DATE.1998.655944"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:35:27Z","timestamp":1737052527000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_2","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}