{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:55:10Z","timestamp":1747810510645},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_22","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T01:29:50Z","timestamp":1180315790000},"page":"207-216","source":"Crossref","is-referenced-by-count":13,"title":["Dynamic Memory Design for Low Data-Retention Power"],"prefix":"10.1007","author":[{"given":"Joohee","family":"Kim","sequence":"first","affiliation":[]},{"given":"Marios C.","family":"Papaefthymiou","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"K. Itoh, K. Sasaki and Y. Nakagome. Trends in Low-Power RAM Circuit Technologies. In Proceedings of the IEEE, 83(4):524\u2013543, April 1995.","DOI":"10.1109\/5.371965"},{"key":"22_CR2","unstructured":"H. Kotani, T. Yamada, J. Matsushima and M. Inoue. 4Mbit DRAM Design Including 16-bit Concurrent ECC. In 1987 Symposium on VLSI Circuits. Digest of technical Papers. Bus. center for Acad. Soc. Japan, Tokyo, Japan, pages 87\u201388, 1987."},{"issue":"5","key":"22_CR3","doi-asserted-by":"publisher","first-page":"1118","DOI":"10.1109\/4.62132","volume":"25","author":"H. L. Kalter","year":"1990","unstructured":"H. L. Kalter et al. A 50-ns 16-Mb DRAM with a 10-ns Data Rate and On-Chip ECC. IEEE J. Solid-State Circuits, 25(5):1118\u20131128, October 1990.","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"22_CR4","doi-asserted-by":"publisher","first-page":"624","DOI":"10.1109\/4.568820","volume":"32","author":"K. Itoh","year":"1997","unstructured":"K. Itoh, Y. Nakagome, S. Kimura and T. Watanabe. Limitation and Challenges of multigigabit DRAM Chip design. IEEE J. Solid-State Circuits, 32(5):624\u2013634, May 1997.","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"22_CR5","doi-asserted-by":"publisher","first-page":"1300","DOI":"10.1109\/16.678551","volume":"45","author":"T. Hamamoto","year":"1998","unstructured":"T. Hamamoto, S. Sugiura and S. Sawada. On the retention Time Distribution of Dynamic Random Access Memory (DRAM) IEEE Transactions on Electron devices, 45(6):1300\u20131309, June 1998.","journal-title":"IEEE Transactions on Electron devices"},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"M. Ogasawara, Y. Ito, M. Muranaka, Y. Yanagisawa, Y. Tadaki, N. Natsuaki, T. Nagata and Y. Miyai. Physical Model of Bit-to-bit Variation in Data retention time of DRAMs. In 1995 53rd Annual Device research Conference Digest. IEEE,New York,NY,USA, pages 164\u2013165, 1995","DOI":"10.1109\/DRC.1995.496313"},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":"P. J. Restle, J. W.Park and B. F. Lloyd. DRAM Variable retention Time. International Electron Devices Meeting 1992. Technical Digest.IEEE, New York, NY, USA, Pages 807\u2013810,1992.","DOI":"10.1109\/IEDM.1992.307481"},{"issue":"1\/2","key":"22_CR8","first-page":"167","volume":"39","author":"E. Adler","year":"1995","unstructured":"E. Adler et al. The evolution of IBM CMOS DRAM technology IBM J. Develop., 39(1\/2):167\u2013188, March 1995.","journal-title":"The evolution of IBM CMOS DRAM technology IBM J. Develop."},{"issue":"14","key":"22_CR9","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1147\/rd.144.0395","volume":"14","author":"M. Y. Hsiao","year":"1970","unstructured":"M. Y. Hsiao. A Class of Optimal Minimum Odd-weight-column SEC-DED Codes. IBM J. Develop., 14(14):395\u2013401, July 1970.","journal-title":"IBM J. Develop."},{"key":"22_CR10","unstructured":"Toshiba. 16,777,216-word X 1-bit DYNAMIC RAM Data sheet."},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Y. Katayama et al. Fault-Tolerant Refresh Power Reduction of DRAMs for Quasi-Nonvolatile Data Retention. International Symposium on Defect and Fault Tolerance in VLSI Systems, 311:318, 1999.","DOI":"10.1109\/DFTVS.1999.802898"},{"key":"22_CR12","first-page":"411","volume":"410","author":"S. Takase","year":"1999","unstructured":"S. Takase and N. Kushiyama. A 1.6GB\/s DRAM with Flexible Mapping Redundancy Technique and Additional Refresh Scheme. International Solid-State Circuits Conference, 410:411, 1999.","journal-title":"International Solid-State Circuits Conference"},{"issue":"4","key":"22_CR13","first-page":"550:556","volume":"E80-C","author":"T. Murotani","year":"1997","unstructured":"T. Murotani et al. Hierchical Word-Line Architecture for Large Capacity DRAMs. IEICE TRANS. ELECTRON., E80-C(4), 550:556, 1997.","journal-title":"IEICE TRANS. ELECTRON"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T19:55:20Z","timestamp":1550346920000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_22","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}