{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:08:49Z","timestamp":1725484129404},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_23","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T05:29:50Z","timestamp":1180330190000},"page":"217-224","source":"Crossref","is-referenced-by-count":8,"title":["Double-Latch Clocking Scheme for Low-Power I.P. Cores"],"prefix":"10.1007","author":[{"given":"Claude","family":"Arm","sequence":"first","affiliation":[]},{"given":"Jean-Marc","family":"Masgonty","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Piguet","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"23_CR1","doi-asserted-by":"crossref","unstructured":"M. Keating, P. Bricaud, \u201cReuse Methodology Manual\u201d, Kluwer Academic Publishers, 1999.","DOI":"10.1007\/978-1-4615-5037-2"},{"issue":"7","key":"23_CR2","first-page":"1067","volume":"32","author":"C. Piguet","year":"1997","unstructured":"C. Piguet et al. \u201cLow-Power Design of 8-bit Embedded CoolRISC Microcontroller Cores\u201d, IEEE JSSC, Vol. 32, No 7, July 1997, pp. 1067\u20131078.","journal-title":"IEEE JSSC"},{"key":"23_CR3","unstructured":"Ph. Mosch et al. \u201cA 72\u03bcW, 50 MOPS, 1V DSP for a hearing aid chip set\u201d ISSCC\u201900, San Francisco, February 7\u20139, Session 14, paper 5."},{"key":"23_CR4","unstructured":"J-M. Masgonty et al. \u201cLow-Power Design of an Embedded Microprocessor\u201d, ESSCIRC\u201996, September 16\u201321, 1996, Neuch\u00e2tel, Switzerland"},{"key":"23_CR5","unstructured":"C. Piguet, \u201cLow-Power Digital Design\u201d, invited talk, CCCD Workshop at Lund University, March 9\u201310, 2000, Lund, Sweden."},{"key":"23_CR6","unstructured":"J. G. Xi, D. Staepelaere, \u201cUsing Clock Skew as a Tool to Achieve Optimal Timing\u201d, Integrated System Magazine, April 1999, webmaster@isdmag.com"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,17]],"date-time":"2019-02-17T00:27:01Z","timestamp":1550363221000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_23","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}